# **Hex Buffers**

The MC14049UB hex inverter/buffer is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This complementary MOS device finds primary use where low power dissipation and/or high noise immunity is desired. This device provides logic-level conversion using only one supply voltage, VDD. The input-signal high level (VIH) can exceed the VDD supply voltage for logic-level conversions. Two TTL/DTL Loads can be driven when the device is used as CMOS-to-TTL/DTL converters (VDD = 5.0 V, VOL  $\leq$  0.4 V, IOL  $\geq$  3.2 mA). Note that pins 13 and 16 are not connected internally on this device; consequently connections to these terminals will not affect circuit operation.

- High Source and Sink Currents
- High-to-Low Level Converter
- Supply Voltage Range = 3.0 V to 18 V
- Meets JEDEC UB Specifications
- VIN can exceed VDD
- Improved ESD Protection on All Inputs

#### MAXIMUM RATINGS\* (Voltages Referenced to VSS)


Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	- 0.5 to + 18	V
Input Voltage (DC or Transient)	V <sub>in</sub>	- 0.5 to + 18	V
Output Voltage (DC or Transient)	V <sub>out</sub>	$-0.5$ to $V_{DD} + 0.5$	V
Input Current (DC or Transient), per Pin	l <sub>in</sub>	± 10	mA
Output Current (DC or Transient), per Pin	l <sub>out</sub>	+ 45	mA
Power Dissipation, per Package† Plastic/Ceramic SOIC	PD	825 740	mW
Storage Temperature	T <sub>stg</sub>	- 65 to + 150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating: All Packages: See Figure 4.

# CIRCUIT SCHEMATIC

(1/6 OF CIRCUIT SHOWN)

## MC14049UB



# MC14049UB



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




D SUFFIX SOIC CASE 751B

#### **ORDERING INFORMATION**

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$  to 125°C for all packages.

### LOGIC DIAGRAM MC14049UB







**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			V <sub>DD</sub>	- 5	5°C		25°C		125	5°C	
Characteristic	С	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$	"1" Level	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage (V <sub>O</sub> = 4.5 Vdc) (V <sub>O</sub> = 9.0 Vdc) (V <sub>O</sub> = 13.5 Vdc)	"0" Level	V <sub>I</sub> L	5.0 10 15		1.0 2.0 2.5	=	2.25 4.50 6.75	1.0 2.0 2.5		1.0 2.0 2.5	Vdc
$(V_O = 0.5 \text{ Vdc})$ $(V_O = 1.0 \text{ Vdc})$ $(V_O = 1.5 \text{ Vdc})$	"1" Level	VIH	5.0 10 15	4.0 8.0 12.5	_ _ _	4.0 8.0 12.5	2.75 5.50 8.25	_ _ _	4.0 8.0 12.5	=	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	Source	ІОН	5.0 10 15	- 1.6 - 1.6 - 4.7	_ _ _	- 1.25 - 1.3 - 3.75	- 2.5 - 2.6 - 10		- 1.0 - 1.0 - 3.0	=	mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	lOL	5.0 10 15	3.75 10 30	_ _ _	3.2 8.0 24	6.0 16 40	_ _ _	2.6 6.6 19	_ _ _	mAdc
Input Current		l <sub>in</sub>	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	_	_	_	_	10	20	_	_	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	_ _ _	1.0 2.0 4.0	_	0.002 0.004 0.006	1.0 2.0 4.0	_ _ _	30 60 120	μAdc
Total Supply Current**† (Dynamic plus Quies Per Package) (C <sub>L</sub> = 50 pF on all ou buffers switching)	•	lΤ	5.0 10 15			$I_T = (3$	.8 μΑ/kHz) f 8.5 μΑ/kHz) f 5.3 μΑ/kHz) f	+ IDD			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> – V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.002.

<sup>\*\*</sup>The formulas given are for the typical characteristics only at 25  $^{\circ}\text{C}.$ 

<sup>†</sup>To calculate total supply current at loads other than 50 pF:

# SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (0.8 \text{ ns/pF}) \text{ C}_{L} + 60 \text{ ns}$ $t_{TLH} = (0.3 \text{ ns/pF}) \text{ C}_{L} + 35 \text{ ns}$ $t_{TLH} = (0.27 \text{ ns/pF}) \text{ C}_{L} + 26.5 \text{ ns}$	<sup>t</sup> TLH	5.0 10 15		100 50 40	160 100 60	ns
Output Fall Time t <sub>THL</sub> = (0.3 ns/pF) C <sub>L</sub> + 25 ns t <sub>THL</sub> = (0.12 ns/pF) C <sub>L</sub> + 14 ns t <sub>THL</sub> = (0.1 ns/pF) C <sub>L</sub> + 10 ns	<sup>t</sup> THL	5.0 10 15	_ _ _	40 20 15	60 40 30	ns
Propagation Delay Time $t_{PLH} = (0.38 \text{ ns/pF}) \text{ C}_{L} + 61 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) \text{ C}_{L} + 30 \text{ ns}$ $t_{PLH} = (0.11 \text{ ns/pF}) \text{ C}_{L} + 24.5 \text{ ns}$	<sup>t</sup> PLH	5.0 10 15		80 40 30	120 65 50	ns
Propagation Delay Time  tpHL = (0.38 ns/pF) C <sub>L</sub> + 11 ns  tpHL = (0.12 ns/PF) C <sub>L</sub> + 9 ns  tpHL = (0.11 ns/pF) C <sub>L</sub> + 4.5 ns	<sup>†</sup> PHL	5.0 10 15	111	30 15 10	60 30 20	ns

<sup>\*</sup> The formulas given are for the typical characteristics only at 25°C.
#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Typical Voltage Transfer Characteristics versus Temperature



**Figure 2. Typical Output Source Characteristics** 




Figure 3. Typical Output Sink Characteristics




Figure 4. Ambient Temperature Power Derating




Figure 5. Switching Time Test Circuit and Waveforms

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields referenced to the VSS pin, only. Extra precautions must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges  $V_{SS} \le V_{in} \le 18 \, \text{V}$  and  $V_{SS} \le V_{out} \le V_{DD}$  are recommended.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

### PIN ASSIGNMENT

_					
VDD [	1 ●	16	] NC		
OUT <sub>A</sub>	2	15	OUTF		
IN <sub>A</sub> [	3	14	] IN <sub>F</sub>		
OUT <sub>B</sub> [	4	13	] NC		
IN <sub>B</sub> [	5	12	OUTE		
оитс [	6	11	] INE		
INC [	7	10	OUTD		
VSS [	8	9	] IN <sub>D</sub>		
NC = NO CONNECTION					

## **OUTLINE DIMENSIONS**

## **L SUFFIX** CERAMIC DIP PACKAGE CASE 620-10



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEAD WHEN
  FORMED PARALLEL.
  DIMENSION F MAY NARROW TO 0.76 (0.030)
  WHERE THE LEAD ENTERS THE CERAMIC

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
С		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	0.050 BSC		BSC
F	0.055	0.065	1.40	1.65
G	0.100	0.100 BSC		BSC
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	0.300 BSC		BSC
М	0 °	15°	0 °	15°
N	0.020	0.040	0.51	1.01

#### **P SUFFIX**

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.


  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

DIM	MIN	MAX			
		1111/1//	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	

#### **OUTLINE DIMENSIONS**



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	1.27 BSC		BSC	
J	0.19	0.25	0.008	0.009	
Κ	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



