A Rewriting Semantics for a Software Architecture Description Language

Alexandre Rademaker

Christiano Braga

Universidade Federal Fluminense

Universidade Federal Fluminense

arademaker@ic.uff.br

cbraga@ic.uff.br

Alexandre Sztajnberg

Universidade do Estado do Rio de Janeiro

alexszt@ime.uerj.br

Acknowledgements

CNPq and EPGE-FGV for partial support.

Outline

- Motivation
- Rewriting Logic and Maude
- CBabel ADL
- Mapping CBabel to RWL
- The CBabel Tool
- Producer-Consumer-Buffer example
- Turn-based game example
- Developments and future work
- Contributions

SBMF'2004

Motivation

- The purpose of architecture description Languages (ADLs) is to keep the
 description of how distributed components are connected apart from the
 descriptions of the internal behavior of each component;
- Connection patterns may be used to describe how components, that may execute concurrently, are linked together;
- A formal semantics for some architecture description language \mathcal{L} provides:
 - An unambiguous definition of what L means;
 - \circ The ability to formally reason about $\mathcal L$ and *prove* desired properties about architectures;
 - If the specification is executable, the formal reasoning can be computer aided;

Rewriting Logic (RWL)

- A logical framework which can represent in a natural way many different logics, languages, operational formalisms, and models of computation;
- Specifications in rewriting logic are executable with CafeOBJ, ELAN, and Maude;
- Maude...
 - is one implementation of RWL with high-performance and with meta-programming facilities;
 - has a built-in LTL model-checker and several others verification tools: breadth-first search, theorem prover, and Church-Rosser checker;
 - has an object-oriented syntax available as object-oriented modules.
 - is well-suited to specify concurrent and distributed object-based systems;

Maude

Maude specifications are *rewriting logic* theories:

- State space/data types defined by algebraic specifications (equations);
- Dynamic behavior defined by rewriting rules;
- A behavior is a sequence of rewrite steps from an initial state;
- The deduction rules of the logic defines which sequence hold: $R \vdash [t]_E \rightarrow [t']_E$ if state $[t]_E$ can be rewrite to $[t']_E$ in zero or more steps;
- Logic about concurrency: $[f(a,b)]_E$ rewrites to $[f(a',b')]_E$ in one step if $[a]_E$ rewrites to $[a']_E$ in one step, and $[b]_E$ rewrites to $[b']_E$ in one step;

Architecture elements of CBabel

- A component can be either a module or a connector. A module is a "wrapper" to an entity that performs a computation. A connector mediates the interaction among modules;
- It is through a port that components communicate requesting functionalities or "services" from each other;
- Coordination contracts define how a group of ports should interact;
- Links establish the connection of two ports;
- State required variables allow for components to exchange information atomically (shared-memory model);
- An *application* is a special module that declares how each component should be instantiated, how components should be linked, and how state variables should be bound to each other;

Mapping CBabel to RWL

 The CBabel concepts have a natural interpretation in object-oriented terms such as:

```
\begin{array}{cccc} \text{components} & \to & \text{classes} \\ \text{component's instances} & \to & \text{objects} \\ \text{port declarations} & \to & \text{messages} \\ \text{port stimulus} & \to & \text{message passing} \end{array}
```

- The rewriting semantics that we have given to CBabel:
 - uses the object-oriented notation for rewriting logic;
 - is implemented as a transformation function in Maude's using meta-programming capabilities;

Mapping CBabel to RWL: components

Components are mapped to rewrite theories:

- Each component gives rise to a class declaration and a constructor operator;
- Component instance is represented by an object instance of such class;
- Variables are mapped to class attributes;

Mapping CBabel to RWL: ports


- Input ports and output ports could be synchronous or asynchronous;
- Ports are mapped to message declarations and port stimulus is represented as passing a message to the appropriate object;
- Port declaration in modules gives rise to one or two rules in rewrite theory;

A coordination contract is a specification of the interaction flow inside a connector.

A coordination contract is a specification of the interaction flow inside a connector.

$$send(\omega, i, \iota) < \omega : n \mid A > \implies < \omega : n \mid A > send(\omega, o, [\omega, o] :: \iota)$$

A *sequential* contract specifies a "short-circuit" between a synchronous input port (*i*) and a synchronous output port (*o*).




A coordination contract is a specification of the interaction flow inside a connector.

$$send(\omega,i,\iota) < \omega : n \mid A > \quad \Rightarrow < \omega : n \mid A > send(\omega,o,[\omega,o] :: \iota)$$

$$ack([\omega,o] :: \iota) < \omega : n \mid A > \quad \Rightarrow ack(\iota) < \omega : n \mid A >$$

A *sequential* contract specifies a "short-circuit" between a synchronous input port (*i*) and a synchronous output port (*o*).




A coordination contract is a specification of the interaction flow inside a connector.

$$send(\omega, i_n, \iota) < \omega : n \mid status : unlocked, A >$$

 $\Rightarrow < \omega : n \mid status : locked, A > send(\omega, o_n, [\omega, o_n] :: \iota)$


A *mutual exclusive* contract between synchronous input ports has a semaphore semantics.



A coordination contract is a specification of the interaction flow inside a connector.

```
send(\omega, i_n, \iota) < \omega : n \mid status : unlocked, A >
\Rightarrow < \omega : n \mid status : locked, A > send(\omega, o_n, [\omega, o_n] :: \iota)
ack([\omega, o] :: \iota) < \omega : n \mid status : locked, A >
\Rightarrow < \omega : n \mid status : unlocked, A > ack(\iota)
```

A *mutual exclusive* contract between synchronous input ports has a semaphore semantics.




A coordination contract is a specification of the interaction flow inside a connector.

```
send(\omega, i, \iota) < \omega : n \mid status : unlocked, A > \Rightarrow

before(< \omega : n \mid status : locked, A >) send(\omega, o, [\omega, o] :: \iota) if opened?(...)
```


A *guarded sequential* contract is declared relating synchronous input and output ports. It has a condition, a before block and an after block.



A coordination contract is a specification of the interaction flow inside a connector.

```
send(\omega, i, \iota) < \omega : n \mid status : unlocked, \ A > \Rightarrow
before(<\omega : n \mid status : locked, \ A >) \ send(\omega, o, [\omega, o] :: \iota) \ if \ opened?(\ldots)
ack([\omega, o] :: \iota) < \omega : n \mid status : locked, \ A >)
\Rightarrow \ after(<\omega : n \mid status : unlocked, \ A >) \ ack(\iota)
```

A *guarded sequential* contract is declared relating synchronous input and output ports. It has a condition, a before block and an after block.



Mapping CBabel to RWL: application

- The CBabel application module declares how the components of an architecture should be put together;
- Each link declaration gives rise to a rule that rewrites a message to an output port to a message to an input port.
- State required variables allow for a shared memory model of communication between CBabel components;

CBabel Tool

- The *CBabel Tool* is a direct implementation of the rewriting semantics of CBabel which allows the execution and verification of CBabel descriptions;
- It extends the *Full Maude* environment allowing one to direct import CBabel description;
- The Full Maude environment extends Maude with notation for object-oriented programming, parameterized modules, views and modules expressions;
- Given a CBabel component description and the rewriting logic semantics presented previously, CBabel Tool produces an Maude object-oriented module;

Executing CBabel Tool

Introduced module CBABEL-CONFIGURATION

Maude>


The producer-consumer-buffer example

- A producer willing to access a buffer, that may be bounded, to add an item it has just produced, and a consumer willing to access the buffer to consume an item from the buffer.
- There are at least two problems in such a situation:
 - The producer and the consumer should not access the buffer at the same time, so called *race condition*;
 - If the buffer is bounded than the producer should not add more items than the buffer may hold and the consumer should not remove an item from an empty buffer.

CBabel PCB-Default architecture

```
module BUFFER {
var int maxItems = int(2);
var int items = int(0);
 in port buffer-put;
 in port buffer-get;
connector DEFAULT {
 in port def-in;
out port def-out;
 interaction{
  def-in > def-out :
module PRODUCER {
out port producer-put;
module CONSUMER {
out port consumer-get;
```

```
application PC-DEFAULT {
  instantiate BUFFER as buff ;
  instantiate PRODUCER as prod ;
  instantiate DEFAULT as default1 ;
  instantiate DEFAULT as default2 ;
  instantiate CONSUMER as cons ;
  link prod.producer-put to default1.def-in ;
  link default1.def-out to buff.buffer-put ;
  link default2.def-out to buff.buffer-get ;
  link cons.consumer-get to default2.def-in ;
}
```



PCB-Mutex and PCB-Mutex-Guards architectures




Figure 1: PCB-Mutex Architecture




Figure 2: PCB-Mutex-Guard Architecture

The MUTEX rewriting theory

```
Maude> (show module MUTEX .)
omod MITTEX is
  including CBABEL-CONFIGURATION .
  class MUTEX |
                status : PortStatus .
                                                                class and constructor
  eq instantiate(0:0id,MUTEX) = < 0:0id : MUTEX | status : unlocked > .
  op mutex-in1 : -> PortInId [ctor] .
  op mutex-out1 : -> PortOutId [ctor] .
  op mutex-in2 : -> PortInId [ctor] .
  op mutex-out2 : -> PortOutId [ctor] .
                                                                ports declaration
  rl < 0:0id : MUTEX | status : unlocked > send(0:0id, mutex-in1, IT:Interaction)
     =>
     < 0:0id : MUTEX | status : locked >
     send(0:0id,mutex-out1,[0:0id,mutex-out1] :: IT:Interaction)
   [label MUTEX-sending-mutex-in1] .
  rl < 0:0id : MUTEX | status : locked >
     ack([0:0id,mutex-out1] :: IT:Interaction) =>
     < 0:0id : MUTEX | status : unlocked > ack(IT:Interaction)
   [label MUTEX-acking-mutex-out1] .
                                                                mutual exclusive contract
   . . . 1
endom
```

PCB-Mutex-Guards application rewrite theory

```
omod PC-MUTEX-GUARDS is
 including CBABEL-CONFIGURATION .
 including GUARD-PUT . including GUARD-GET .
                                                                instantiations
 including BUFFER . including PRODUCER .
 [...]
 ops cons buff gget gput prod mutx : -> Oid .
 [...]
 op topology : -> Configuration .
 eq topology = instantiate(gput,GUARD-PUT) instantiate(mutx, MUTEX)
               instantiate(prod, PRODUCER) [ ...] .
  eq < qqet : GUARD-GET | items : st(V1:Int,changed) >
                                                                  binds
     < buff : BUFFER | items : V2:Int > =
     < gget : GUARD-GET | items : st(V1:Int,unchanged) >
     < buff : BUFFER | items : V1:Int > .
  ceq < gget : GUARD-GET | items : st(V1:Int,unchanged) >
      < buff : BUFFER | items : V2:Int > =
      < gget : GUARD-GET | items : st(V2:Int,unchanged) >
      < buff : BUFFER | items : V2:Int > if V1:Int =/= V2:Int = true .
  [...]
 rl send(cons, consumer-get, IT) => send(mutx, mutex-in2, IT)
                                                                  links
   [label consumer-get-linking-mutex-in2] .
  [...]
endom
```

The verification and execution module for PCB

```
(omod S-VER-PCB is
 inc APP . inc MODEL-CHECKER .
op initial : -> Configuration .
                                                             initial state
eq initial =
   topology do(cons, consumer-get, none) do(prod, producer-put, none) .
rl done(0, producer-put, IT) => do(0, producer-put, none) .
rl done(0, consumer-get, IT) => do(0, consumer-get, none) .
rl [buffer-do-put] :
   do(0, buffer-put, IT) < 0 : BUFFER | items : N, MAXITEMS : M > =>
   done(0, buffer-put, IT)
   < O : BUFFER | MAXITEMS : M ,
      items: (if (N + 1) > (M + 1) then (M + 1) else (N + 1) fi) > .
rl [buffer-do-get] :
   do(0, buffer-get, IT) < 0 : BUFFER | items : N, MAXITEMS : M > =>
   done(0, buffer-get, IT)
   < O : BUFFER | MAXITEMS : M ,
      items: (if (N-1) < -1 then -1 else (N-1) fi) > . internal behaviors
 subsort Configuration < State .</pre>
 op raceCond : -> Prop .
eq send(0, buffer-put, IT1) send(0, buffer-get, IT2)
                                                             race condition
   C:Configuration | = raceCond = true .
endom)
```

Model checking in PCB-Default

Is it always true that the race condition will not happen?

reduce in VER-PCB : modelCheck(initial, [] ~ raceCond) .

Model checking in PCB-Default

Is it always true that the race condition will not happen?

```
reduce in VER-PCB : modelCheck(initial, [] ~ raceCond) .
```

The answer is *no*, and a counter-example is producer with a path wich contains a race condition state:

```
result ModelCheckResult: counterexample(... {< buff : BUFFER | MAXITEMS :
2,items : -1 > < cons : CONSUMER | consumer-get-status : locked > < default1 :
DEFAULT | status : unlocked > < default2 : DEFAULT | status : unlocked > < prod
: PRODUCER | producer-put-status: locked > send(buff, buffer-get, [default2,
def-out] :: [cons,consumer-get]) send(buff, buffer-put, [default1,def-out] ::
[prod,producer-put]),'BUFFER-send-buffer-get} ...)
```

Using the *model checker* to find a *race condition* state:

```
reduce in VER-PCB : modelCheck(initial, [] ~ raceCond) .
result Bool: true
```

Using the *model checker* to find a *race condition* state:

```
reduce in VER-PCB : modelCheck(initial, [] ~ raceCond) .
result Bool: true
```

Using the *search* command to find a *race condition* state:

```
search [1] in VER-PCB : initial =>* C send(buff, buffer-get, IT2) send(buff,
buffer-put, IT1) .
```

No solution.

Using the *model checker* to find a *race condition* state:

```
reduce in VER-PCB : modelCheck(initial, [] ~ raceCond) .
result Bool: true
```

Using the *search* command to find a *race condition* state:

```
search [1] in VER-PCB : initial =>* C send(buff, buffer-get, IT2) send(buff,
buffer-put, IT1) .
```

No solution.

Searching for buffer *overflow* state:

```
search [1] in VER-PCB : initial =>* C < buff : BUFFER | AS,MAXITEMS :
N':Int,items : N > such that N > N':Int = true .
No solution.
```

Using the *model checker* to find a *race condition* state:

```
reduce in VER-PCB : modelCheck(initial, [] ~ raceCond) .
result Bool: true
```

Using the *search* command to find a *race condition* state:

```
search [1] in VER-PCB : initial =>* C send(buff, buffer-get, IT2) send(buff,
buffer-put, IT1) .
```

No solution.

Searching for buffer *overflow* state:

```
search [1] in VER-PCB : initial =>* C < buff : BUFFER | AS, MAXITEMS : N':Int, items : N > such that N > N':Int = true .
```

No solution.

Searching for buffer *underflow* state:

```
search [1] in VER-PCB : initial =>* C < buff : BUFFER \mid AS,MAXITEMS : N':Int, items : N > such that N < 0 = true .
```

No solution.

Turn-based game (TBG)

- The example illustrates how interaction *observer* design patterns can be implemented with CBabel connectors and contracts.
- Three modules: display, game and player.
- Connectors enforce the alternation of each player in the game.
- A player will only be allowed to make his turn after the previous one has been displayed and a display will only occur after a new turn is complete.

Turn-based game CBabel description

```
connector TURN-GUARD1 {
                                       connector TURN-GUARD2 {
                                                                             connector SPLITER {
 var int glTurn = int(1);
                                         staterequired int g2Turn;
                                                                             in port turnIn ;
                                                                             out port turnOut1;
  in port glTurnIn ;
                                         in port g2TurnIn ;
                                                                             out port oneway turnOut2;
 out port glTurnOut;
                                         out port g2TurnOut ;
                                                                               interaction {
  interaction {
                                         interaction {
                                                                                turnIn > ( turnOut1 | turnOut2 );
   glTurnIn >
                                          g2TurnIn >
  guard( glTurn == int(1) ) {
                                          guard( g2Turn == int(2) ) {
                                           after {
     after {
      glTurn = int(2);
                                                                            connector UPDATER {...}
                                            q2Turn = int(1);
                                                                            connector OBSERVER {...}
                                                                            module GAME {...}
    > glTurnOut ;
                                            > g2TurnOut ;
                                                                             module PLAYER {...}
                                                                             application TBG {...}
                                          Updater
                                                                  Display
                                                                                   Player
                                                                Turn-Guard
                           Spliter
     Game
                                           Observer
                                                                                   Player
                                                                Turn-Guard
```

The verification and execution module

```
(omod VER-TBG is
inc TBG .
inc MODEL-CHECKER .
rl done(pl, turn, IT) => do(pl, turn, none) .
                                                players internal behavior
rl done(p2, turn, IT) => do(p2, turn, none) .
rl do(display, updating, IT) => done(display, updating, IT) .
rl do(game, gturn, IT :: [0, turn])
   < game : Game | lastPlayer : N:Int > =>
   done(game, gturn, IT :: [0, turn])
   op oidRange : Oid -> Int .
eq oidRange( pl ) = 1 .
eq oidRange(p2) = 2.
eq ack([split, turnOut2] :: IT) = none .
op initial : -> Configuration .
eq initial = topology do(p1, turn, none) do(p2, turn, none) .
                                                             initial state
subsort Configuration < State .</pre>
op playing : Oid -> Prop .
eq C < game : GAME | > send(game, gturn, IT :: [0, turn])
                                                             playing proposition
    = playing(0) = true .
endom)
```

SBMF'2004

Turn-based game: verifications with search command

The alternation of the players must be preserved:

```
search in VER-TBG : initial =>* C < game : GAME | lastPlayer : N:Int > send(game,
gturn, IT :: [0,turn]) such that oidRange(0) == N:Int = true .
```

No solution.

Turn-based game: verifications with search command

The alternation of the players must be preserved:

```
search in VER-TBG : initial =>* C < game : GAME | lastPlayer : N:Int > send(game,
gturn, IT :: [0,turn]) such that oidRange(0) == N:Int = true .
No solution.
```

One turn must be finished before an update message is sent to the display:

```
search in VER-TBG : initial =>* C ack([obs,obTurnOut] :: IT1) send(upd, update,
IT2) .
```

No solution.

Turn-based game: verifications with search command

The alternation of the players must be preserved:

```
search in VER-TBG : initial =>* C < game : GAME | lastPlayer : N:Int > send(game,
gturn, IT :: [0,turn]) such that oidRange(0) == N:Int = true .
No solution.
```

One turn must be finished before an update message is sent to the display:

```
search in VER-TBG : initial =>* C ack([obs,obTurnOut] :: IT1) send(upd, update,
IT2) .
```

No solution.

A new turn must wait until the status of the former one is displayed:

```
search in VER-TBG : initial =>* C send(display, updating, IT1) send(obs,
obTurnOut, IT2) .
```

No solution.

Turn-based game: verifications with model checker

The players have always chances to make turns:

The alternation of the players is preserved:

• Verify more complex architectural descriptions;

- Verify more complex architectural descriptions;
- Execution times concerns;

- Verify more complex architectural descriptions;
- Execution times concerns;
- Mapping the remaining contracts in RWL: QoS, distribution;

- Verify more complex architectural descriptions;
- Execution times concerns;
- Mapping the remaining contracts in RWL: QoS, distribution;
- Complete definition of a proper command interface for the CBabel Tool that keeps the execution and verification at CBabel level;

- Verify more complex architectural descriptions;
- Execution times concerns;
- Mapping the remaining contracts in RWL: QoS, distribution;
- Complete definition of a proper command interface for the CBabel Tool that keeps the execution and verification at CBabel level;
- Others improvements on the CBabel Tool (cf. architecture static verifications);

 Since the transformation from CBabel to RWL is the actual semantics of CBabel, we actually execute CBabel to do the simulations;

- Since the transformation from CBabel to RWL is the actual semantics of CBabel, we actually execute CBabel to do the simulations;
- Maude object-oriented syntax provides an intuitive interpretation for translated CBabel components, which is of easy understanding for most software designers;

- Since the transformation from CBabel to RWL is the actual semantics of CBabel, we actually execute CBabel to do the simulations;
- Maude object-oriented syntax provides an intuitive interpretation for translated CBabel components, which is of easy understanding for most software designers;
- RWL provides an orthogonal handling of sequential aspects of the system (by equations), and its concurrent behavior (by rules);

- Since the transformation from CBabel to RWL is the actual semantics of CBabel, we actually execute CBabel to do the simulations;
- Maude object-oriented syntax provides an intuitive interpretation for translated CBabel components, which is of easy understanding for most software designers;
- RWL provides an orthogonal handling of sequential aspects of the system (by equations), and its concurrent behavior (by rules);
- Adoption of Maude allows the verifications techniques to be extended in many different aspects as new improvements are added to this environment (cf. real-time features and other verification tools);