

Date:
16-04-2020

CS226 : Switching Theory Lab

Lab 9

Name: M. Maheeth Reddy

Topic: Sequential Design

Roll No.: 1801CS31

Ques 1 To design an n-bit synchronous counter, the following steps are to be followed,

- ① Decide number of Flipflops
- ② Draw the excitation table of flipflop
- ③ Draw excitation table of circuit
- ④ Obtain simplified expressions using K-Map
- ⑤ Draw the logic diagram, every flip flop should be connected in parallel to the clock.

Implementations of 4-bit counter using,

I) SR flip flop (L9Q1-SR.circ):

Step 1: Because we need a 4-bit counter,
we use 4 SR flip flops

(P.T.O)

①

Step 2: Draw the excitation table of SR flip flop







Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Step 3: Circuit Excitation Table

Q_3	Q_2	Q_1	Q_0	\bar{Q}_3	Q_2	Q_1	Q_0	S_3	R_3	S_2	R_2	S_1	R_1	S_0	R_0
0	0	0	0	0	0	0	1	0	x	0	x	0	x	1	0
0	0	0	1	0	0	1	0	0	x	0	x	1	0	0	1
0	0	1	0	0	0	1	1	0	x	0	x	x	0	1	0
0	0	1	1	0	1	0	0	0	x	1	0	0	1	0	1
0	1	0	0	0	1	0	1	0	x	x	0	0	x	1	0
0	1	0	1	0	1	1	0	0	x	x	0	1	0	0	1
0	1	1	0	0	1	1	1	0	x	x	0	x	0	1	0
0	1	1	1	1	0	0	0	1	0	0	1	0	1	0	1
1	0	0	0	1	0	0	1	x	0	0	x	0	x	1	0
1	0	0	1	1	0	1	0	x	0	0	x	1	0	0	1
1	0	1	0	1	0	1	1	x	0	0	x	x	0	1	0
1	0	1	1	1	1	1	0	x	0	1	0	0	1	0	1
1	1	0	0	1	1	0	1	x	0	x	0	0	x	1	0
1	1	0	1	1	1	1	0	x	0	x	0	1	0	0	1
1	1	1	0	1	1	1	1	x	0	x	0	x	0	1	0
1	1	1	1	0	0	0	0	0	1	0	1	0	1	0	1

(2)

Step 4: Expressions for. S3, R3, S2, R2, S1, R1, S0, R0 by KMaps
in terms of $Q_3(t-1), Q_2(t-1), Q_1(t-1), Q_0(t-1)$



$\bar{Q}_3 \bar{Q}_2$	00	01	11	10
00	X	X	X	X
01	X	X		X
11			1	
10				

$R_3 = \bar{Q}_3 Q_2 \bar{Q}_1 Q_0$


$\bar{Q}_3 \bar{Q}_2$	00	01	11	10
00	00			
01		1		
11	X	X		X
10	X	X	X	X

$S_3 = \bar{Q}_3 Q_2 \bar{Q}_1 Q_0$

So the eqn's are:

$S_0 = \bar{Q}_0(t)$	$S_1 = \bar{Q}_1(t-1) Q_0(t-1)$
$R_0 = Q_0(t)$	$R_1 = Q_1(t-1) Q_0(t-1)$
$S_2 = \bar{Q}_2(t-1) Q_1(t-1) Q_0(t-1) = \bar{Q}_2(t-1) R_1$	
$R_2 = Q_2(t-1) Q_1(t-1) Q_0(t-1) = Q_2(t-1) R_1$	
$S_3 = \bar{Q}_3(t-1) Q_2(t-1) Q_1(t-1) Q_0(t-1) = \bar{Q}_3(t-1) R_2$	
$R_3 = Q_3(t-1) Q_2(t-1) Q_1(t-1) Q_0(t-1) = Q_3(t-1) R_2$	

Step 5: Draw Logic Diagram



4-bit synchronous counter using SR flip-flops

(4)

D) JK flip flop (L9Q1-JK.circ):

Step 1: For 4-bit counter we use 4 JK flipflops

Step 2: Excitation Table of JK flip flop

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Step 3: Excitation Table of Circuit

$(t-1)$ (t)

Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	J_3	K_3	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	0	1	0	x	0	x	0	x	1	x
0	0	0	1	0	0	1	0	0	x	0	x	1	x	x	1
0	0	1	0	0	0	1	1	0	x	0	x	x	0	1	x
0	0	1	1	0	1	0	0	0	x	1	x	x	1	x	1
0	1	0	0	0	1	0	1	0	x	x	0	0	x	1	x
0	1	0	1	0	1	1	0	0	x	x	0	1	x	x	1
0	1	1	0	0	1	1	1	0	x	x	0	1	x	x	1
0	1	1	1	1	1	1	1	0	x	x	1	x	x	1	x
1	0	0	0	1	0	0	1	x	0	0	x	0	x	1	x
1	0	0	1	1	0	1	0	x	0	0	x	1	x	x	1
1	0	1	0	1	0	1	1	x	0	0	x	x	0	1	x
1	0	1	1	1	1	1	1	x	0	0	x	x	0	1	x
1	1	0	0	0	0	0	0	x	0	0	x	1	x	1	x
1	1	0	1	1	1	0	1	x	0	0	x	1	x	x	1
1	1	1	0	1	1	1	1	x	0	0	x	x	0	1	x
1	1	1	1	0	0	0	0	x	1	0	x	x	1	x	1

(5)

Step 4: Expressions for J_3, J_2, J_1, J_0
 K_3, K_2, K_1, K_0 in terms of
 $Q_3(t-1), Q_2(t-1), Q_1(t-1), Q_0(t-1)$ by K-Map

		J_0				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00	1	x	x	1
		01	1	x	x	1
		11	1	x	x	1
		10	1	x	x	1

		K_0				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00	x	1	1	x
		01	x	1	1	x
		11	x	1	1	x
		10	x	1	1	x

		J_1				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00	x	x	1	
		01	x	x	1	
		11	x	x	1	
		10	x	x	x	

		K_1				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00	1	x	y	
		01	1	x	x	
		11	1	x	x	
		10	1	x	x	

		J_2				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00	x	x	x	x
		01	x	x	x	x
		11	x	x	x	x
		10	x	x	x	x

		K_2				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00		1		
		01	x	x	x	x
		11	x	x	x	x
		10	x	x	x	x

		J_3				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00	x	x	x	x
		01	x	x	x	x
		11	x	x	x	x
		10	x	x	x	x

		K_3				
		$Q_3 Q_2$	00	01	11	10
$Q_1 Q_0$		00			1	
		01				
		11	x	x	x	x
		10	x	x	x	x


Eqn's are: $J_0 = K_0 = 1$
 $J_1 = K_1 = Q_0$

$$J_2 = K_2 = Q_1 Q_0$$

$$J_3 = K_3 = Q_2 Q_1 Q_0 = Q_2 J_2$$

(6)

Step 5: Logic Diagram



III) T flip-flop (L9Q1-T.circ):

Step 1: No. of T flip flops = 4

Step 2: Excitation Table for T flip flop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

(PTO)

Step 3: Excitation Table of Circuit

(t-1)				(t)							
Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	T_3	T_2	T_1	T_0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	0	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1

Step 4: Expressions for T_3, T_2, T_1, T_0

$$T_0 = 1$$

$$T_1 = Q_0(t-1)$$

$$T_2 = Q_1(t-1)Q_0(t-1)$$

$$T_3 = Q_2(t-1)Q_1(t-1)Q_0(t-1)$$

(8.)


		T ₀ = 1					
		Q ₁ Q ₀	Q ₃ Q ₂	00	01	11	10
	00	00	00	1	1	1	1
	01	01	01	1	1	1	1
	11	11	11	1	1	1	1
	10	10	10	1	1	1	1

		T ₁ = Q ₀					
		Q ₁ Q ₀	Q ₃ Q ₂	00	01	11	10
	00	00	00		1	1	
	01	01	01		1	1	
	11	11	11		1	1	
	10	10	10		1	1	

		T ₂ = Q ₁ Q ₀					
		Q ₁ Q ₀	Q ₃ Q ₂	00	01	11	10
	00	00	00			1	
	01	01	01			1	
	11	11	11			1	
	10	10	10			1	

		T ₃ = Q ₂ Q ₁ Q ₀					
		Q ₂ Q ₁ Q ₀	Q ₃ Q ₂	00	01	11	10
	00	00	00				
	01	01	01				
	11	11	11				
	10	10	10				

Step 5: Logic Diagram



(P.T.O)

9

IV) D-flip flop:

Step 1: No. of D-flip flops = 4




Step 2: Excitation table of D-flip flop

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	1	0
1	0	1


Step 3: Circuit Excitation Table

$Q_3\ Q_2\ Q_1\ Q_0$	$Q_3\ Q_2\ Q_1\ Q_0$	$D_3\ D_2\ D_1\ D_0$
0 0 0 0	0 0 0 1	0 0 0 1
0 0 0 1	0 0 1 0	0 0 1 0
0 0 1 0	0 0 1 1	0 0 1 1
0 0 1 1	0 1 0 0	0 1 0 0
0 1 0 0	0 1 0 1	0 1 0 1
0 1 0 1	0 1 1 0	0 1 1 0
0 1 1 0	0 1 1 1	0 1 1 1
0 1 1 1	1 0 0 0	1 0 0 0
1 0 0 0	1 0 0 1	1 0 0 1
1 0 0 1	1 0 1 0	1 0 1 0
1 0 1 0	1 0 1 1	1 0 1 1
1 0 1 1	1 1 0 0	1 1 0 0
1 1 0 0	1 1 0 1	1 1 0 1
1 1 0 1	1 1 1 0	1 1 1 0
1 1 1 0	1 1 1 1	1 1 1 1
1 1 1 1	0 0 0 0	0 0 0 0

Step 4: Expressions for D_3, D_2, D_1, D_0



$$\begin{aligned}
 D_2 &= \bar{q}_2 q_1 q_0 + q_2 \bar{q}_1 \\
 &\quad + q_2 \bar{q}_0 \\
 &= q_2 (\bar{q}_1 q_0) + q_2 (\bar{q}_1 + \bar{q}_0) \\
 \Rightarrow D_2 &= q_2 \oplus q_1 q_0
 \end{aligned}$$



$$\begin{aligned}
 D_3 &= \bar{q}_3 \bar{q}_2 q_1 + \bar{q}_3 \bar{q}_2 \bar{q}_1 + \bar{q}_3 q_1 \bar{q}_0 \\
 &\quad + \bar{q}_3 q_2 \bar{q}_1 \bar{q}_0 \\
 \Rightarrow D_3 &= \bar{q}_3 (\bar{q}_2 + \bar{q}_1 + q_1) \\
 &\quad + \bar{q}_3 \bar{q}_2 \bar{q}_1 \bar{q}_0 \\
 &= \bar{q}_3 (\bar{q}_2 + \bar{q}_1 + q_2) \\
 &\quad + \bar{q}_3 \bar{q}_2 q_1 \bar{q}_0
 \end{aligned}$$

Eqn's are:

$$D_0 = \bar{q}_0 \quad D_1 = q_1 \oplus q_0$$

$$D_2 = q_2 \oplus q_1 q_0$$

$$D_3 = q_3 \oplus q_2 q_1 q_0$$

$$\Rightarrow D_3 = q_3 \oplus q_2 q_1 q_0$$

(11)

Step 5: Logic Diagram

