

Intro to VLSI

Lab Task 6 – Adder


Aradhya Tongia

(20171049)

A 2 bit adder can be designed by using one half adder and one full adder. So we will have to first design a half adder (adds 2 bits) and a full adder (adds 3 bits).

Design of Half adder:

I have designed the half adder schematic using the minimum number of transistors, i.e. 6NMOS and 6 PMOS, which is as shown in figure below:




Schematic of Half adder

In the schematic of a half adder, we are adding 2 bits – a and b. I have used 2 inverters for generating a' and b'. To generate the carry, which is equal to $c = a \cdot b$ can be implemented as $c = (a' + b')'$, which is shown above.


To generate the sum we implement $\text{sum} = a.b' + a'.b$ using a xor gate by ptl logic.

Instead of applying power sources, I have attached pins in the schematic to create a symbol for it and then using it to test the working of the half adder. So the symbol is created and shown below:




Symbol of a half adder

Now, we have to test our symbol, so we add it in a new schematic, apply power sources and make the connections properly.



Circuit Diagram of a half adder with symbol to test the working


The results obtained from the half adder symbol are shown below, and it is verified that our half adder is working properly.



Inputs – a (red) & b (green). Outputs – c (purple) & s (blue)

From the above graph, we can clearly see that only when a and b are high, carry bit, c is high and also that, when either of a and b is high but not both, sum bit, s is high. So we can say that our half adder is working properly.


Now we will make the layout for our half adder, and draw it in accordance with the lambda rules. The layout formed is shown below:




Layout of Half adder

Area of half adder : $12.96\mu\text{m} \times 8.02\mu\text{m} = 103.94\mu\text{m}^2$.

The results of the DRC test and LVS test were successful for the layout formed, i.e., there were no errors in the layout and also it is now matched with the schematic which we had drawn earlier.




Result of DRC test (successful)



Result of LVS test (successful)

Now, the post layout simulation is done and so the RCX test is run to generate the extracted view of the layout, which shows the presence of various parasitic capacitances and resistances and it is shown below:



Extracted view of the layout with parasitic capacitances and resistances

Now, transient analysis is done and results are as shown below:

```
Warning from spectre in 'ha': 'I10', during hierarchy flattening.
WARNING (SFE-30): "input.scs" 35: I10.M10: 'nf' is not a valid para
WARNING (SFE-30): "input.scs" 35: I10.M10: 'mis_flag' is not a val
WARNING (SFE-30): "input.scs" 35: I10.M10: 'mf' is not a valid para
WARNING (SFE-30): "input.scs" 37: I10.M4: 'nf' is not a valid para
WARNING (SFE-30): "input.scs" 37: I10.M4: 'mis_flag' is not a valid para
Further occurrences of this warning will be suppressed.


Time for Elaboration: CPU = 34,994 ms, elapsed = 47,9891 ms.
Time accumulated: CPU = 189,97 ms, elapsed = 608,786 ms.
Peak resident memory used = 25 Mbytes.

Time for EDB Visiting: CPU = 1 ms, elapsed = 1,06597 ms.
Time accumulated: CPU = 191,969 ms, elapsed = 610,23 ms.
Peak resident memory used = 25,3 Mbytes.

Warning from spectre during initial setup.
WARNING (CMI-2426): I10.M5: 'Cdscd' = -28,83e-06 is negative.
WARNING (CMI-2426): I10.M0: 'Pdiblc2' = -37,9166e-03 is negative.
WARNING (CMI-2426): I10.M0: 'Cdscd' = -500e-06 is negative.

Circuit inventory:
nodes 8
bsin3v3 12
vsource 3

Warning from spectre during initial setup.
WARNING (CMI-2426): I10.M5: 'Cdscd' = -28,83e-06 is negative.
WARNING (CMI-2426): I10.M0: 'Pdiblc2' = -37,9166e-03 is negative.
Further occurrences of this warning will be suppressed.
Notice from spectre.
32 warnings suppressed.
```




Inputs – a (red) & b (green). Output – c (purple) & s(blue)

So, the layout and the schematic are successfully verified theoretically also and we have also minimized the number of transistors, minimized the area of the layout and the power consumption. Thus our half adder design is successfully completed.

Design of Full adder:


I have designed the full adder schematic, using the minimum number of transistors, i.e. 14NMOS and 14 PMOS, which is as shown in figure below:



Schematic of Full adder


In the schematic of a full adder, we are adding 3 bits – a, b and c. To generate the carry, which is equal to $\text{carry} = a.b + c.(a+b)$ and implemented as shown above. To generate the sum we implement $\text{sum} = (a.b.c) + (\text{carry}').(a+b+c)$.

Instead of applying power sources, I have attached pins in the schematic to create a symbol for it and then using it to test the working of the full adder. So the symbol is created and shown below:




Symbol of a full adder

Now, we have to test our symbol, so we add it in a new schematic, apply power sources and make the connections properly.



Circuit Diagram of a full adder with symbol to test the working

The results obtained from the full adder symbol are shown below, and it is verified that our full adder is working properly.




Inputs – a (red), b (green) & c (pink). Outputs – car (purple) & sum (blue)

From the above graph, we can clearly see that our full adder is working properly.

Now we will make the layout for our full adder, and try to minimize the are in accordance with the lambda rules.


The layout with the minimized area drawn has an area of around $30.24\mu\text{m} \times 9.448\mu\text{m} = 285.7\mu\text{m}^2$, which is equal to $79363\lambda^2$.

The layout drawn is shown in the below figure:




Layout of Full adder

The results of the DRC test and LVS test were successful for the layout formed, i.e., there were no errors in the layout and also it is now matched with the schematic which we had drawn earlier.




Result of DRC test (successful)



Result of LVS test (successful)

Now, the RCX test is run to generate the extracted view of the layout, which shows the presence of various parasitic capacitances and resistances and it is shown below:



Extracted view of the layout with parasitic capacitances and resistances



When this extracted view is zoomed, we can clearly see in the above figure, the parasitic capacitances and parasitic resistances in metals and poly.

Now, transient analysis is done and results and the outputs are as shown:

```

/home/advlsi2013/simulation/fatt/spectre/schematic/psf/s
File Help cadence

WARNING (SFE-30): "input.scs" 35: IO.M27: 'mf' is not a valid para
WARNING (SFE-30): "input.scs" 37: IO.M26: 'nf' is not a valid para
WARNING (SFE-30): "input.scs" 37: IO.M26: 'mis_flag' is not a valid
Further occurrences of this warning will be suppressed.

Time for Elaboration: CPU = 22.996 ms, elapsed = 29.747 ms.
Time accumulated: CPU = 112.982 ms, elapsed = 618.822 ms.
Peak resident memory used = 25.1 Mbytes.


Time for EDB Visiting: CPU = 999 us, elapsed = 747.204 us.
Time accumulated: CPU = 113.981 ms, elapsed = 619.707 ms.
Peak resident memory used = 25.4 Mbytes.

Warning from spectre during initial setup.
WARNING (CMI-2426): IO.M0: 'Cdscd' = -28.83e-06 is negative.
WARNING (CMI-2426): IO.M4: 'Pdiblc2' = -37.9166e-03 is negative.
WARNING (CMI-2426): IO.M4: 'Cdscd' = -500e-06 is negative.

Circuit inventory:
  nodes 18
  bsim3v3 28
  vsource 4

Warning from spectre during initial setup.
WARNING (CMI-2426): IO.M0: 'Cdscd' = -28.83e-06 is negative.
WARNING (CMI-2426): IO.M4: 'Pdiblc2' = -37.9166e-03 is negative.
Further occurrences of this warning will be suppressed.
Notice from spectre.

```




Inputs – a (red), b (green) & c(pink). Output – car (purple) & sum(blue)

So, the comparison between the results of the layout and the schematic of the half adder are approximately same. There are very little distortions in the output waveforms of the layout which is not in the case of schematic. So, the layout and the schematic are successfully verified theoretically also. Thus our full adder design is successfully completed.

Design of a 2 bit adder:

I have designed the 2 bit adder schematic using the symbols made by us for the half adder and full adder, which is as shown in figure below. It uses the minimum number of transistors and then we have also minimized the area of layout made by us as much as possible. Also the power consumption is minimized.


The following is the schematic of the 2 bit adder:



Schematic of 2 bit adder


In the schematic of a 2 bit adder, we are adding two 2 bit numbers, i.e., a_1a_0 and b_1b_0 , and the sum is obtained as s_1s_0 and the final carry generated is cf .

Instead of applying power sources, I have attached pins in the schematic to create a symbol for it and then using it to test the working of the 2 bit adder. So the symbol is created and shown below:




Symbol of a 2 bit adder

Now, we have to test our symbol, so we add it in a new schematic, apply power sources and make the connections properly.



Circuit Diagram of a 2 bit adder with symbol to test the working


The results obtained from the 2 bit adder symbol are shown below, and it is verified that our 2 bit adder is working properly.



Inputs – a1(red), a0(green), b1(pink) & b0(blue). Outputs – cf(purple), s1(orange) & s0(yellow)

From the above graph, we can clearly see that our 2 bit adder is working properly.


Now we will make the layout for our 2 bit adder, and draw it in accordance with the lambda rules. The layout formed is shown below:




Layout of 2 bit adder

The area is minimized and is equal to $43.199\mu\text{m} \times 8.284\mu\text{m} = 357.86\mu\text{m}^2$, which is also equal to $99405\lambda^2$. ($\lambda=0.06\mu\text{m}$ and it can be verified in cadence).

The results of the DRC test and LVS test were successful for the layout formed, i.e., there were no errors in the layout and also it is now matched with the schematic which we had drawn earlier.




Result of DRC test (successful)




Result of LVS test (successful)

Now, the RCX test is run to generate the extracted view of the layout, which shows the presence of various parasitic capacitances and resistances and it is shown below:



Extracted view of the layout with parasitic capacitances and resistances



When this extracted view is zoomed, we can clearly see in the above figure, the parasitic capacitances and parasitic resistances in metals and poly.

We can now ensure that our layout drawn also gives correct results. So, changing the hierarchy of our symbol from schematic to layout, the following results were obtained and we can see that the output is coming correctly from the transient analysis of the circuit. Also we can see the presence of multiple resistances, capacitances, and nodes in the results, which were not in the schematic.

```
File Help cadence


Time for Elaboration: CPU = 28,996 ms, elapsed = 29,968 ms.
Time accumulated: CPU = 176,972 ms, elapsed = 251,785 ms.
Peak resident memory used = 25,6 Mbytes.

Notice from spectre in 'SsSs_2badder_av_extracted': 'I7', during hierarch
I7,c758; Terminals are connected together (to node '0').

Time for EDB Visiting: CPU = 5,999 ms, elapsed = 5,63383 ms.
Time accumulated: CPU = 182,971 ms, elapsed = 257,557 ms.
Peak resident memory used = 26,3 Mbytes.

Warning from spectre during initial setup.
WARNING (CMI-2426): I7,I4IM4: 'Cdsod' = -28,83e-06 is negative.
WARNING (CMI-2426): I7,I4IM16: 'Pdiblc2' = -37,9166e-03 is negative
WARNING (CMI-2426): I7,I4IM16: 'Cdsod' = -500e-06 is negative.

Circuit inventory:
  nodes 214
  bsim3v3 40
  capacitor 932
  resistor 192
  vsource 3
```



Now, we compare the results of the original schematic with that of the results from layout hierarchy. Again transient analysis is done and results are as shown:

```

/home/advlsi2013/simulation/2baddtest/spectre/schematic
File Help cadence

Warning from spectre in `ha':`IO,I0', in `lib20_2badd_schematic':`IO',
WARNING (SFE-30): "input.scs" 35: IO,I0,M10: `nf' is not a valid pa
WARNING (SFE-30): "input.scs" 35: IO,I0,M10: `mis_flag' is not a va
WARNING (SFE-30): "input.scs" 35: IO,I0,M10: `mf' is not a valid pa
WARNING (SFE-30): "input.scs" 37: IO,I0,M4: `nf' is not a valid pa
WARNING (SFE-30): "input.scs" 37: IO,I0,M4: `mis_flag' is not a va
Further occurrences of this warning will be suppressed.

Time for Elaboration: CPU = 21.997 ms, elapsed = 31.322 ms.
Time accumulated: CPU = 118.981 ms, elapsed = 417.77 ms.
Peak resident memory used = 25.1 Mbytes.


Time for EDB Visiting: CPU = 1 ms, elapsed = 968.933 us.
Time accumulated: CPU = 119.981 ms, elapsed = 418.958 ms.
Peak resident memory used = 25.4 Mbytes.

Warning from spectre during initial setup.
WARNING (CMI-2426): IO,I1,M0: `Cdscd' = -28.83e-06 is negative.
WARNING (CMI-2426): IO,I1,M4: `Pdiblc2' = -37.9166e-03 is negative
WARNING (CMI-2426): IO,I1,M4: `Cdscd' = -500e-06 is negative.

Circuit inventory:
  nodes 24
  bsim3v3 40
  vsource 5

Warning from spectre during initial setup.
WARNING (CMI-2426): IO,I1,M0: `Cdscd' = -28.83e-06 is negative.
WARNING (CMI-2426): IO,I1,M4: `Pdiblc2' = -37.9166e-03 is negative
Further occurrences of this warning will be suppressed.

```



Inputs – a1(red), a0(green), b1(pink) & b0(blue). Outputs – cf(purple), s1(orange) & s0(yellow)

So, the comparison between the results of the layout and the schematic of the half adder are approximately same. There are very little distortions in the output waveforms of the layout which is not in the case of schematic. So, the layout and the schematic are successfully verified theoretically also. Thus our 2 bit adder design is successfully completed and the following conclusions are made.

No. of transistors used: 40 (20NMOS + 20PMOS).

Area consumed by layout: 357.86 μm^2 .

Power consumption: 190.2 μW . (calculated by doing DC analysis).

Longest delay path: Longest delay path is to compute the final carry 'cf'.