
## Intro to VLSI

## Lab Task 1 – NAND gate


## Aradhya Tongia (20171049)

I have designed the NAND gate schematic which is as shown in figure below:




Schematic of NAND gate

Instead of applying power sources, I have attached pins in the schematic to create a symbol for it and then using it to test the working of the NAND gate. So the symbol is created and shown below:




Symbol of NAND gate

Now, we have to test our symbol, so we add it in a new schematic, apply power sources and make the connections properly.




Circuit Diagram of NAND gate with symbol

The results obtained from the NAND gate symbol are shown below, and it is verified that our NAND gate is working properly.



Inputs – a (red) & b (green). Output – y (purple)


Now we will make the layout for our NAND gate, and draw it in accordance with the lambda rules. The layout formed is shown below:




Layout of NAND gate

We have minimized the area and it is found that the minimized area is 4.311um x 5.953um = 25.663 um<sup>2</sup>.

The results of the DRC test and LVS test were successful for the layout formed, i.e., there were no errors in the layout and also it is now matched with the schematic which we had drawn earlier.




Result of DRC test (successful)




Result of LVS test (successful)

Now, the RCX test is run to generate the extracted view of the layout, which shows the presence of various parasitic capacitances and resistances and it is shown below:




Extracted view of the layout with parasitic capacitances and resistances

We can now ensure that our layout drawn also gives correct results. So, changing the hierarchy of our symbol from schematic to layout, the following results were obtained and we can see that the output is coming correctly from the transient analysis of the circuit. Also we can see the presence of multiple resistances, capacitances, and nodes in the results, which were not in the schematic.



Inputs – a (red) & b (green). Output – y (purple)

Now, we compare the results of the original schematic with that of the results from layout hierarchy. Again transient analysis is done and results are as shown:



Inputs – a (red) & b (green). Output – y (purple)

So, the comparison between the results of the layout and the schematic of the NAND gate are approximately same. There are very little distortions in the output waveforms of the layout which is not in the case of schematic. So, the layout and the schematic are successfully verified theoretically also. Thus our NAND gate design is successfully completed. Also the area of the layout was minimized and was found to be 25.663 um<sup>2</sup>.