
Advanced logic design - Lab3

Question 3:

a: Block Diagram:



B: power_on.sv:

```
`timescale 1ns/1ns
 module power_on_tb();
logic resetb_tb;
logic clk_tb;
//clock
logic power_good_tb;
logic enable_tb;
//Enable signal ,The enable should be asserted 300ns (=30 clock cycles at 100Mhz freq.) after
//power_good signal is asserted and stable
time start_time_check; //in order to save current time
// DUT (Device Under Test)
power on DUT (
    .resetb(resetb_tb),
.clk(clk_tb),
    .power_good(power_good_tb),
.enable(enable_tb)
function void time_delay_printing( time start_time , time end_time);
    clk_tb = 1'b0;
resetb_tb = 1'b0;
    power_good_tb = 1'b0;
   #3ns;
resetb_tb =1'b1;
    power_good_tb = 1'b1;
    power_good_tb = 1'b0;
#10ns;
     power_good_tb = 1'b1;
     #350ns:
//generationg 100 Mhz clock
always
begin
     clk_tb = ~clk_tb ;
```

```
//2 always blocks in order to check if enable is raised at the required time
always @(posedge power_good_tb)
begin
start_time_check = $time;
end


always @(posedge enable_tb)
begin
time_delay_printing(start_time_check , $time);
end

//Checker
initial forever
begin
//Checker
initial forever


//Checker
//Checke
```

We have included waveform to prove the function correctness, when the difference between power_good and enable is less than 300 ns, we get error on the screen


Simulation zoom out:



Zoom in: 0 - 450 ns:



Zoom in: 395 - 800 ns:



Messages we got when running the simulation:

```
VSIM 3> run


# time delay between power_good and enable is 302

# time delay between power_good and enable is 303
```

The additional 2 and 3 ns are due to the fact that in the simulation we need to raise power_good a bit before the posedge rising of the clock, so the correct value will be sampled.

Question 4 – GCD:

A: Block Diagram



B, C: gcd.sv, gcd_tb.sv files are attached

Waveform to prove the correctness of the design:

