Advanced logic design - Lab3

Question 3:

a: Block Diagram:



B: *power_on.sv :*

```systemverilog
`timescale 1ns/1ns
module power_on_tb();

logic resetb_tb;         //rst
logic clk_tb;            //clock
logic power_good_tb;     //Power good indication
logic enable_tb;         //Enable signal ,The enable should be asserted 300ns (=30 clock cycles at 100Mhz freq.) after
                             //power_good signal is asserted and stable

time start_time_check;    //in order to save current time
// DUT (Device Under Test)
//instatiation:
power_on DUT (
    .resetb(resetb_tb),
    .clk(clk_tb),
    .power_good(power_good_tb),
    .enable(enable_tb)
);

function void time_delay_printing( time start_time , time end_time);

    $display("time delay between power_good and enable is %t", end_time - start_time);   //printing delay from
                                                                                         //current time to relevant time
endfunction

//here all the signals are given logic values
initial
    begin
    clk_tb  = 1'b0;
    resetb_tb  = 1'b0;
    power_good_tb = 1'b0;
    #3ns;
    resetb_tb =1'b1;
    power_good_tb =  1'b1;
    #399ns;
    power_good_tb  = 1'b0;
    #10ns;
    power_good_tb  = 1'b1;
    #350ns;

    end
//generationg 100 Mhz clock
always
    begin
    #5ns;
    clk_tb = ~clk_tb ;
    end
```

```systemverilog
module power_on (
    input logic resetb,         //rst
    input logic clk,            //clock
    input logic power_good,     //Power good indication
    output logic enable         //Enable signal ,The enable should be asserted 300ns (=30 clock cycles at 100Mhz freq.) after
                                //power_good signal is asserted and stable
);

logic [4:0] counter ;        //counter to count until 31

always_ff @(posedge clk or negedge resetb)
begin
    if (~resetb)
        counter <= 5'b0;            //reset counter
    else if (~power_good)
        counter <= 5'b0;           //reset counter
    else if (counter == 5'b11111)
        counter <= counter;       //keep current counter
    else if (counter != 5'b11111)
        counter <= counter +5'b00001;  //if we haven't reached 31 cycle yet - need to add 1b'1
end

assign enable = (counter == 5'b11111);           //if counter is 31 then we need to output enable as 1'b1

endmodule
```

C: *power_on_tb.sv*

```
48  //2 always blocks in order to check if enable is raised at the required time
49  always @(posedge power_good_tb)
50      begin
51          start_time_check = $time ;
52      end
53
54  always @(posedge enable_tb)
55      begin
56      time_delay_printing(start_time_check , $time);
57      end
58
59
60  //Checker
61  initial forever
62      begin
63          @(posedge power_good_tb)
64          fork : checker_fork_join
65              //catching falsly raised enable
66              begin
67              @(posedge enable_tb) $error("enable is set earlier to reaching 300 ns");
68              end
69
70              //check if power_good was put down before 300 ns
71              begin
72              @(negedge power_good_tb);
73              end
74
75              //check if 300 ns were passed
76              begin
77              #300ns   ;
78              end
79
80          join_any
81          disable checker_fork_join ;
82      end
83
84
85  endmodule
86
```

We have included waveform to prove the function correctness, when the difference between power_good and enable is less than 300 ns, we get error on the screen

Simulation zoom out:



Zoom in: 0 - 450 ns :



Zoom in: 395 - 800 ns :



Messages we got when running the simulation:

```
VSIM 3> run
# time delay between power_good and enable is                302
# time delay between power_good and enable is                303
```

The additional 2 and 3 ns are due to the fact that in the simulation we need to raise power_good a bit before the posedge rising of the clock, so the correct value will be sampled.

Question 4 – GCD:

A: Block Diagram



B, C : *gcd.sv, gcd_tb.sv files are attached*

Waveform to prove the correctness of the design: