

FAST CMOS OCTAL LATCHED TRANSCEIVER

IDT54/74FCT543 IDT54/74FCT543A IDT54/74FCT543C


FEATURES:

- IDT54/74FCT543 equivalent to FAST™ speed
- IDT54/74FCT543A 25% faster than FAST
- IDT54/74FCT543C 40% faster than FAST
- Equivalent to FAST output drive over full temperature and voltage supply extremes
- IOL = 64mA (commercial), 48mA (military)
- Separate controls for data flow in each direction
- · Back-to-back latches for storage
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than FAST (5μA max.)
- TTL input and output level compatible
- CMOS output level compatible
- Product available in Radiation Tolerant and Radiation Enhanced versions
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT54/74FCT543/A/C is a non-inverting octal transceiver built using an advanced dual metal CMOS technology. These devices contain two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (\overline{CEAB}) input must be LOW in order to enter data from A0–A7 or to take data from B0–B7, as indicated in the Function Table. With \overline{CEAB} LOW, a LOW signal on the A-to-B Latch Enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB} signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the \overline{CEBA} , \overline{LEBA} and \overline{OEBA} inputs.


FUNCTIONAL BLOCK DIAGRAMS



The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a registered trademark of National Semiconductor Co.

PIN CONFIGURATIONS

IDT54/74FCT861 10-BIT TRANSCEIVERS



DIP/SOIC/CERPACK TOP VIEW

INDEX 2 3 28 27 26 25 [Вı Α1 24 [B₂ A2] 6 Аз 23[Вз NC] 8 L28-1 22 [NC B4 Α4 9 21 [] 10 **B**5 А5 20 B₆ **A**6] 11 19 [12 13 14 15 16 17 18 NC OEAB CEAB GND 2614 drw 02 LCC

PIN DESCRIPTION

Pin Names	Description				
OEAB	A-to-B Output Enable Input (Active LOW)				
OEBA B-to-A Output Enable Input (Active LOW)					
CEAB	A-to-B Enable Input (Active LOW)				
CEBA	B-to-A Enable Input (Active LOW)				
LEAB	A-to-B Latch Enable Input (Active LOW)				
LEBA	B-to-A Latch Enable Input (Active LOW)				
A0-A7	A-to-B Data Inputs or B-to-A 3-State Outputs				
B0-B7	B-to-A Data Inputs or A-to-B 3-State Outputs				

2614 tbl 02

FUNCTION TABLE (1,2)

For A-to-B (Symmetric with B-to-A)


Inputs			Latch Status	Output Buffers
CEAB	LEAB	OEAB	A-to-B	B0-B7
Н	_		Storing	High Z
	Н		Storing	_
_	_	Н	_	High Z
L	L	L	Transparent	Current A Inputs
L	Н	L	Storing	Previous* A Inputs

TOP VIEW

NOTES:

- 2614 tbl 01
- 1. * Before LEAB LOW-to-HIGH Transition
 - H = HIGH Voltage Level
 - L = LOW Voltage Level
 - = Don't Care or Irrelevant
- A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and OEBA.

LOGIC SYMBOL



2614 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to Vcc	-0.5 to Vcc	V
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Outputs and I/O terminals only.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit		
CIN	Input Capacitance	VIN = 0V	6	10	pF		
CI/O	I/O Capacitance	Vout = 0V	8	12	pF		

NOTE:

2614 tbl 04

1. This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V, VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C, VCC = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, VCC = $5.0V \pm 10\%$

Parameter	Test Cond	Min.	Typ. ⁽²⁾	Max.	Unit	
Input HIGH Level	Guaranteed Logic HIGH Le	2.0	_	_	V	
Input LOW Level	Guaranteed Logic LOW Lev	/el	_	_	0.8	V
Input HIGH Current	Vcc = Max.	Vı = Vcc	_	_	5	μΑ
(Except I/O pins)		VI = 2.7V		_	5 ⁽⁴⁾	
Input LOW Current		VI = 0.5V	_	_	-5 ⁽⁴⁾	μΑ
(Except I/O pins)		VI = GND	_	_	- 5	
Input HIGH Current	Vcc = Max.	Vı = Vcc	_	_	15	μΑ
(I/O pins Only)		VI = 2.7V	_	_	15 ⁽⁴⁾	
Input LOW Current		VI = 0.5V		_	-15 ⁽⁴⁾	μΑ
(I/O pins Only)		VI = GND		_	-15	
Clamp Diode Voltage	Vcc = Min., IN = −18mA		_	-0.7	-1.2	V
Short Circuit Current	Vcc = Max. ⁽³⁾ , Vo = GND		-60	-120	_	mA
Output HIGH Voltage	VCC = 3V, VIN = VLC or VHC	, Ioн = -32μA	VHC	Vcc	_	V
	Vcc = Min.	Іон = –300μА	VHC ⁽⁴⁾	Vcc		
	VIN = VIH or VIL	IOH = -12mA MIL.	2.4	4.3		
		IOH = -15mA COM'L.	2.4	4.3		
Output LOW Voltage	VCC = 3V, VIN = VLC or VHC, IOL = 300μA		_	GND	VLC	V
	Vcc = Min.	IOL = 300μA	_	GND	VLC ⁽⁴⁾	
	VIN = VIH or VIL	IOL = 48mA MIL. ⁽⁵⁾	_	0.3	0.55	
		IOL = 64mA COM'L. (5)		0.3	0.55	
	Input HIGH Level Input LOW Level Input HIGH Current (Except I/O pins) Input LOW Current (Except I/O pins) Input HIGH Current (I/O pins Only) Input LOW Current (I/O pins Only) Clamp Diode Voltage Short Circuit Current Output HIGH Voltage	Input HIGH Level Input LOW Level Guaranteed Logic LOW Level Input HIGH Current (Except I/O pins) Input LOW Current (Except I/O pins) Input HIGH Current (I/O pins Only) Input LOW Current (I/O pins Only) Clamp Diode Voltage Short Circuit Current Output HIGH Voltage Vcc = Min., In = -18mA Vcc = Max. Vcc = Max. Vcc = Min., In = -18mA Vcc = Max. Vcc = Min., In = -18mA Vcc = Min. Vin = Vil or Vil Vcc = Min.	Input HIGH Level Guaranteed Logic HIGH Level	Input HIGH Level Guaranteed Logic HIGH Level Cup	Input HIGH Level Guaranteed Logic HIGH Level 2.0	Input HIGH Level Guaranteed Logic HIGH Level Guaranteed Logic LOW Level Guaranteed Logic LOW Level

NOTES:

2614 tbl 05

3

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.

 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

- This parameter is guaranteed but not tested.
- These are maximum IoL values per output, for 8 outputs turned on simultaneously. Total maximum IoL (all outputs) is 512mA for commercial and 384mA for military. Derate loL for number of outputs exceeding 8 turned on simultaneously.

7.17

POWER SUPPLY CHARACTERISTICS VLc = 0.2V; VHC = Vcc - 0.2V

Symbol	Parameter	Test Conditions ⁽¹)	Min.	Typ. ⁽²⁾	Max.	Unit
Icc	Quiescent Power Supply Current	Vcc = Max. Vın ≥ Vhc; Vın ≤ VLc		_	0.2	1.5	mA
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max., VIN = 3.4V^{(3)}$		_	0.5	2.0	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max., Outputs Open CEAB and OEAB = GND CEBA = Vcc One Input Toggling 50% Duty Cycle	VIN ≥ VHC VIN ≤ VLC		0.15	0.25	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open fcp = 10MHz (LEAB) 50% Duty Cycle CEAB and OEAB = GND CEBA = Vcc	VIN ≥ VHC VIN ≤ VLC (FCT)	_	1.7	4.0	mA
		One Bit Toggling at fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND		2.2	6.0	
		Vcc = Max., Outputs Open fcp = 10MHz (LEAB) 50% Duty Cycle CEAB and OEAB = GND CEBA = Vcc	VIN ≥ VHC VIN ≤ VLC (FCT)	_	7.0	12.8 ⁽⁵⁾	
		Eight Bits Toggling at fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	9.2	21.8 ⁽⁵⁾	

NOTES: 2614 tbl 06

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT +INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD(fCP/2 + fiNi)$

Icc = Quiescent Current

ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			IDT54/74FCT543		IDT54/74FCT543 IDT54/74FCT543A				IDT54/74FCT543C						
			Co	m'l.	М	il.	Cor	η'Ι.	M	il.	Coi	n'l.	N	/lil.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Мах.	Min. ⁽²⁾	Мах.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay Transparent Mode	CL = 50pF $RL = 500\Omega$	2.5	8.5	2.5	10.0	2.5	6.5	2.5	7.5	2.5	5.3	2.5	6.1	ns
	An to Bn or Bn to An														
tPLH tPHL	Propagation Delay LEBA to An, LEAB to Bn		2.5	12.5	2.5	14.0	2.5	8.0	2.5	9.0	2.5	7.0	2.5	8.0	ns
tPZH tPZL	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn		2.0	12.0	2.0	14.0	2.0	9.0	2.0	10.0	2.0	8.0	2.0	9.0	ns
tPHZ tPLZ	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn		2.0	9.0	2.0	13.0	2.0	7.5	2.0	8.5	2.0	6.5	2.0	7.5	ns
tsu	Set-up Time, HIGH or LOW An or Bn to LEBA or LEAB		3.0	_	3.0	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
tH	Hold Time, HIGH or LOW An or Bn to LEBA or LEAB		2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
tw	LEBA or LEAB Pulse Width LOW		5.0	_	5.0		5.0	_	5.0	_	5.0	_	5.0	_	ns


NOTES:

1. See test circuits and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

2513 tbl 07

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

2614 tbl 08


 $\mathsf{CL} = \mathsf{Load}$ capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zo∪T of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES 2614 drw 05

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0 MHz; Zo \leq 50 Ω ; tr \leq 2.5ns; tr \leq 2.5ns.

ORDERING INFORMATION



This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.