





CMOS Inverter:



Transfer




Wise capacitance [0 04]

Self Capacitance:

→ At Cout node, cap is due to inverter due to which its drain of both NMOS, PMOS

$$C_L + C_{mixe} + C_{ser-cap}$$

↓
Parasitic




For PMOS to turn on
 $V_{gs,p} < V_{th}$

① $0 \leq V_i < V_T$ NMOS off, PMOS ON $V_o = V_{DD}$

② $V_{DD} - |V_{Tp}| \leq V_i \leq V_{DD}$ NMOS ON, PMOS off $V_o = 0$

③ $V_i > V_{Tn}$, NMOS ON \rightarrow Saturation
PMOS ON \rightarrow Linear Region




1st Quiz

$V_i > V_{thn}$:

NMOS: Sat
PMOS: Linear

} There will be a current drawn from supply to ground when $V_i > V_{thn}$



$$I_{dn} = |I_{dp}|$$

$$I_{dsp} = K_p \left[(V_{SDP} - |V_{thp}|) V_{SDP} - \frac{1}{2} V_{SD}^2 \right]$$

$$\downarrow \mu_p C_{ox} \left[\frac{W}{L} \right]$$

$$I_{dsn} = \frac{K_n}{2} [V_i - V_{thn}]^2$$

On simp of I_{dsp} ,

$$I_{dsp} = K_p \left[(V_{dd} - V_1 - |V_{thp}|)(V_{dd} - V_o) - \frac{(V_{dd} - V_o)^2}{2} \right]$$

On solving equality, we get quadratic equation.

$$K_p \left[(V_{dd} - V_1 - |V_{thp}|)x - \frac{x^2}{2} \right] = K_n [V_1 - V_{thn}]^2$$

\downarrow
 $V_{dd} - V_o = x$

$$\frac{x^2}{2} - x(V_{dd} - V_1 - |V_{thp}|) + \frac{1}{2}(V_1 - V_{thn})^2 = 0$$

Assumed $K_n = K_p$

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

↪ We get +, - but we choose whichever satisfies mode of operation

On simp,

$$V_o = (V_1 + |V_{thp}|) + \sqrt{(V_{dd} - V_{thn} - |V_{thp}|)(V_{dd} - 2V_1 + V_{thn} - |V_{thp}|)}$$

↪ For $V_1 \leq \left[\frac{V_{dd} + V_{thn} - |V_{thp}|}{2} \right]$

Both should be ≥ 0 Negatives don't have any possible assumption

Conditions 6 above:


$$V_{DD} - V_{tn} - |V_{tp}| \geq 0$$

$$V_{DD} - 2V_i + V_{tn} - |V_{tp}| \geq 0$$


→ Condition on lowest value of V_{DD} that can be used

$$V_{DD} \geq V_{tn} + |V_{tp}|$$

Now when V_i is increased, we discuss next region



Device's mode of operation:



$$V_{DSn} = V_o$$

$$V_{DSp} = V_o - V_{DD}$$

As $V_{in} \uparrow$, $I_{D_{S_N}} \uparrow$, $I_{D_{S_P}} \downarrow$ as both are

in series $I_{D_{S_N}} = I_{D_{S_P}}$ PMOS \rightarrow Sat
NMOS \rightarrow Sat

To find point when both are in saturation, we equate

$I_{D_{N(sat)}} = I_{D_{P(sat)}}$ and find the V_i value satisfying it



$$K_n(V_i - V_{thn})^2 = K_p(V_{DD} - V_i - |V_{thp}|)^2 \rightarrow \text{We ignored channel width modulation}$$

$$V_i = \frac{V_{DD} + \sqrt{\frac{K_n}{K_p}} V_{thn} - |V_{thp}|}{\sqrt{\frac{K_n}{K_p}} + 1}$$

Now we find V_o for this V_i

$$V_{DS_N} > V_{GS_N} - V_{thn}, V_{DS_P} < V_{GS_P} - |V_{thp}|$$

$$V_o \leq V_i + |V_{thp}|$$



$$I_{D_{S_N}} = I_{D_{S_P}}$$

can have this range of values ideally But only 1 value practically

If $K_n = K_p$ and $V_{tn} = |V_{tp}|$

$$\boxed{V_i = \frac{V_{DD}}{2}} \rightarrow \text{Special Case}$$


In general,

drain current doesn't depend on drain voltage when it's in the constant region.

We find range of V_o with respect to V_i ,

$$V_i - V_{tn} < V_o \leq V_i + |V_{tp}|$$

So, when V_i is in that range, V_{out} can be of any value
i.e. there is no fixed value as it's a straight line
in ideal situation



Range: $V_{tn} + |V_{tp}|$
(IMP)
→ So, not a good region to operate

Practically also we have
fast transition


for static logic as we want well defined outputs

When V_{GS} increases beyond 3rd stage,

④ NMOS \rightarrow Linear mode
PMOS \rightarrow Saturation mode } Beyond

V_{DS_p} will become more -ve as output \downarrow so remains in saturation

V_{DS_n} decreases so it moves to linear




$$V_i \leq V_{in} \leq V_{DD} - |V_{tp}|$$

We equate $I_{D_{n,linear}} = I_{D_{p,sat}}$

Find V_0 from this equation

$$V_0 = (V_i - V_{tn}) - \sqrt{(V_{DD} - V_{tn} - |V_{tp}|)(2V_i - V_{DD} - V_{tn} + |V_{tp}|)}$$



Even for a small change in input in that region output can change drastically


Blue Range:
won't operate digital signals in that range

$0.9 - 10\text{mV}$ Expected: $0.9 + 100\text{mV}$
 Noise: 20mV Actual: $0.9 - 100\text{mV}$

\downarrow
 $0.9 + 10\text{mV}$

slope $< |1|$

So, we shouldn't use that range



$$A_v \gg 1$$



$\frac{dV_o}{dV_{in}} = \text{Very Large}$
 \downarrow
 Amplification

Avoid regions with $|\text{slopes}| > 1$

\rightarrow Also called noise margin parameters