



CMOS Investes; Transfers Va - Ca V₀ Wise apartance [0 04] Slef Capacitance: Last Couts node, cap is due to investes due to which its down of both NMOS, PMOS C2 + Cmise + Csec-cop no nous to tue on Yes (Vr





Mp lover

Tan=|Tap|

Mn set Tasp = Kp (Vscrp-|Vth) Vsp- = Vsep

Mp Com [N]

Tasp = Kn [V,-Vthn]

Tasp = Kn [V,-Vthn]

On simp of Idsp, I = Kp (Vad-V,- | Varp)) (Vad-Vo) - (Voo-Vo) 2 On solving equality, we get quad sotic equation

Kp[(Vop-V,-|Vhp|)κ-2)=Kp[U,-Vhn] Voo-Voex x2 - x(V,-V,-V,-1)+ 1 (V,-V+n) = 0

 $x = -b \pm \sqrt{b^2 - 4ac}$ ue choose which ever satisfies mode of operation

On simp, Vo = (V, + | Vap) + \(\langle (V_00 - V_{th_n} | V_{tp} | \rangle (V_00 - 2 V_1 + V_{tm_n} - | V_{thp} | \rangle)

(s 62 V, < [V_pot U_m - |V_pp])

130th should be > 0 Negatives diffinants possible assump


Conditions to above:

VDD-V+n-|V+p|>0

VDD-2V, +V+n-|V+p|>0

Sondition on lowest value of VDD that can be used

VDD>V+n+|V+np|
min



as both are B Vm 1 Jasn 1 , IJSp V u senes Idsn=Jdsp PMOS -> Sat NMOS -> Sat To find pount when both are in saturation, we equate

Idn (sat) = Idp (soit) and find the U, value satisfying it Kn (V, - Vzn)2 = Kp (Vsorp | Vzp) -> We prosed channel with modulateon $V_{1} = \frac{V_{0D} + \sqrt{\frac{K_{0}}{K_{p}}} V_{t_{0}} - |V_{t_{0}}|}{\sqrt{\frac{K_{0}}{K_{p}}} + 1}$ Now we find by For this V, Vasn > Vosn-Vann, Vasp < Vgspt Vthp) Vo < V, + | Vtop | v, + | Vtop | + V, - | Vtop | + - V, - | Vtop | Idsn=Idsp
can have thus range of
values a deally But
only 1 value practically Shoop doop

If Kn=Kp, and Vtn=1kp) $V_i = \frac{V_{DD}}{2}$ Special Case In general, on the constant segron. We had sange of Vo with sepect to V, V, - Vm < Vo & V,+ 1/4/ So, when V, is in that range, Vout can be of any value is these is no fixed value as its a strought line in I deal situation Vot 14th - --- y Any value Porachally Poachcally also we have fast toons thon Range: Vinn + | Vinp |

IMP

So, not a good sepion to operate
for static logic as are want well de hned outputs

When Vas increases beyond 3td stage, 4) NMOS -> Linear mode PMOS -> Sabusation mode UDSp will become more -ve as output I so remains a softwation VDS, de Genres 20 it moves to linear $V_{i} \leq V_{m} \leq V_{op} - |V_{bp}|$ (ne countre Ids Mineas) = Ids P(sot) Find Vo Goon thus equation $V_{o} = (V_{i} - V_{bn}) - (V_{bo} - V_{bn} - |V_{bp}|)(\partial V_{i} - V_{bo} - V_{bn} + |V_{bp}|)$ Even for a small change in unput in that region output can change I had won't operate digital signals in that sange NLin drasheally. Vola 160 160-14-1 160

Experted 8 09+ 100mV Actual: 09-100mV 09-10mV So, we shouldn't use that range TVorse & 10mV slope < [II D 9 4 10 m N Av>>2 dVo - Very Large Amphheatron Slobe < |J| VIN J-Also colled noise margin parameters Avoid segions with slopes > 1