


Crauls (MOS-State Logic Gate Complementary Mas La Made up of NMOS PMOS operated by some set of inputs & Complementary nature of NMOS&PMOS Static - Well settled sexponse ls Changing wish La Att any point in time, each gates output is either Vad [Highest] or Vss [or Lowest] are connected through low sensitive path Static Logic : Light all time, output will assume value of boolean function implemented by circuit ⇒ Should be a hxed value



Pall Up Network should have complomentary switches to full Down Networks

A> Swa B+ SW2 AT BY SM NOR GATE IN TERMS OF AMOS PULL DOWN NETWORK LINMOS PULL UP NETWORK Y=(A+B) L3 PMOS (a) Puopose : La Grahuate I/P and derive output to Ratio-less/ogic [Final logic is not 000 1 If we give su heiert time, issuspective of size, length, etc Lith steady state values

3) If PMOS, it will have low finite senstance when Connected to Voo, it is expected at there is no current supply 1 Power = 0 Then it means, it static, static powers consumption 50 O no power is wasted. (4) IF of asked to make any gate, different sizes, all give some output What the deciding factor? > Efracy of design La How fast we can charge kucharge output from 0 to Vold or Vol to 0 (5) JSW1 There will be moment when both will be on These will be SHA a slight delay Jano Is A lot of airrent will be drawn from supply Small Period Power J Switching / Dynamic Consuption = IVDD J Switching Power #0

> Reduce dynamic power consumption + Try optimisations 6 CMOS TNVERTER - Most base & mp La Match all design principles to build complex > Transfer characteristic -> Static conditions hadte & Horrs Book / Roboney (1) Static Characteristic [1:00] Vin Thous VIIV