




Day 10-15th Feb

Dynamic Characteristics:

$$\frac{K^2 S}{C} = \text{const} = f$$

$$K = \mu C_{ox} \left(\frac{W}{L} \right)$$



If K is fixed, inverter size is fixed



① Increasing capacitance will increase the delay

\downarrow
 $\rightarrow \text{RC} \uparrow \rightarrow \text{Time constant} \uparrow$



Delay \uparrow

② For increased cap, if we don't want delay to change then we can adjust sizes of capacitor

As $\frac{K'V}{C} = \text{constant}$

Keeping one term constant
we can check the
proportionality for any
two variables

Ideally delay can be made 0 but not practical



In ②, without capacitance

C_{DB} , C_{DBN} parasitic cap

will be present, so they will store if
no external cap

So, self capacitance will always be
present \rightarrow calculated from $A_S, A_D,$
PS PD



So, even if $C_{ext} = 0$,
 C_{self} will always be there

$C_{DBn,p}$
 $C_{DGn,p}$ } Parasitic capacitances

$$\tau \propto \frac{C_{out}}{K} \Rightarrow \tau \propto \frac{C_{self} + C_{ext}}{K}$$

$$K = \mu C_{ox} \left[\frac{W}{L} \right] \Rightarrow K \propto \left[\frac{W}{L} \right]$$

$$C_{in} \propto [W]$$

$$C_{in} = C_{GSn} + C_{GSp}$$

$$C_{GDn} + C_{GDP}$$

→ Depends upon MOSFET's operation in saturation

↳ Check in previous lecture

We can infer

$$K \propto C_{in}$$

$$\tau = \frac{C_{ext}}{C_{in}} + \frac{C_{self}}{C_{in}}$$

will always be a constant

$$\tau \propto [C_{ext} + f]$$

$$\tau = \left[g \frac{C_{ext}}{C_{in}} + f \right]$$

↓
h

Electrical effort
of logical gate


$$\tau = gh + f$$

↓
Gives measure
of effort gate
is doing

↳ Intrinsic delay
↳ Parasitic delay

Remains constant irrespective
of CMOS widths as though
sizes are increasing - current
carrying capability increases too

Hence delay is constant.



$g = \text{Logical effort}$

$$\tau \propto \frac{C_{ext}}{C_{in}} + \boxed{\frac{C_{self}}{C_{in}}} \rightarrow \text{Constant}$$

In extreme case, to minimise delay we may want to increase size \rightarrow then C_{in} becomes so large that $C_{self} \gg C_{ext}$

Check calc example in 057

$\hookrightarrow \tau \propto \tau$ then τ becomes independent of size So it

IMP \rightarrow can't be reduced further

In multiple branches, we can't blindly keep increasing size as it increases $C_{in} \Rightarrow$ increases load on previous stages


To drive high capacitive load with least delay possible:

$C_L \gg C_{in} \rightarrow$ Size with the solution

\rightarrow

Design based question in the end

Small inverter → Large Inverter to meet need



Inverters
shouldn't be
same

↓
This can affect the
previous inverters due to
huge load

Tapered Buffer