



Circuits

CMOS - Static Logic Gate

↑
Complementary MOS

↳ Made up of NMOS - PMOS operated by same set of inputs

↳ Complementary nature of NMOS & PMOS

Static - Well settled response

↳ Changing w.r.t. •

↳ At any point in time, each gate's output is either




V_{dd} [Highest] or V_{ss} [or lowest] are connected through low resistance path

Static Logic :

↳ At all time, output will assume value of boolean function implemented by circuit


→ Should be a fixed value






Pull Up Network should have complementary switches to Pull Down Networks

Each logic \rightarrow PUN, PDN
PMOS & NMOS






A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NOR GATE

IN TERMS OF PMOS



PULL DOWN NETWORK

↳ NMOS

PULL UP NETWORK

↳ PMOS

② Purpose :

↳ Evaluate I/P and derive output to

0 or 1

Ratio-less logic [Final logic is not affected]

If we give sufficient time, irrespective of size, length, etc

↳ Its steady state values


③ If PMOS, it will have low finite resistance when connected to V_{DD} , it is expected as there is no current supply, Power = 0

Then it means, it static, static power consumption is 0
no power is wasted.

④ If asked to make any gate, different sizes, all give same output. What the deciding factor?

→ Efficacy of design

↳ How fast we can charge/discharge output from 0 to V_{DD} or V_{DD} to 0



There will be moment when both will be on. There will be a slight delay

↳ A lot of current will be drawn from supply

Small Period Power

$$\text{Consumption} = I_{DC} V_{DD}$$

↳ Switching / Dynamic Power $\neq 0$

→ Reduce dynamic power consumption
↳ Try optimisations

6

CMOS INVERTER =

→ Most basic & imp

↳ Match all design principles to build complex gates

→ Transfer characteristic → Static conditions
↓
Settled

Widlar & Harris Book / Rabaey

① Static Characteristic [11:00] → Remise

