




Day-11 18th Feb



Delay of inverter $\propto \left[\frac{C_{ext} + C_{self}}{C_{in}} \right]$ as $\frac{K \cdot V}{C}$ or


$$\text{Delay} = \left[g \frac{C_{ext}}{C_{in}} + \rho \right] \tau_{real}$$

Constant defined as logical effort of gate

$\underbrace{\left[g \frac{C_{ext}}{C_{in}} + \rho \right]}_{\text{Due to parasitic component}}$
 \rightarrow Constant for given techon
 \hookrightarrow Electrical effort (h)

$$\text{Delay} = (gh + \rho) \tau_{real}$$


\hookrightarrow Time unit



If we know ρ , we can find τ_{real}

for simplicity,

$$D = gh + \tau \quad \text{in time units}$$



g = Logical effort parameters



↳ Ratio of input capacitance of gate and input capacitance of inverter

for example:

① Logical effort of inverter = 1 as input cap of inverter w.r.t itself is 1

IMP ② Find logical effort of NAND etc

Example :




NAND Gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$Y = \overline{AB} = \overline{A} + \overline{B}$$

Method to design any CMOS Logic.




① For designing pull-up network, write Y as a function of complements of input variables

② For pull down, write Y as a function of input variables

③ For AND → Use series
OR ⇒ Use parallel


Example:

$$Y = \overline{AB + CD} = \overline{AB} \cdot \overline{CD} \\ = (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$$



Just structure is not sufficient, we need to decide their sizes of each of the transistors

For a NAND Gate,



We can always compare performance of gate with the inverter

We need $\frac{\omega_p}{\omega_n} = \frac{\mu_n}{\mu_p}$

Generally the above ratio is 2, then we will have equal noise margins, all other parameters would be the same too

$$C_{in} \propto 3W \rightarrow \begin{bmatrix} 2W \text{ for PMOS} \\ 1W \text{ for NMOS} \end{bmatrix}$$

In pull down, current to discharge will depend on NMOS i.e. proportional to W

In pull up current to charge will depend on PMOS i.e. proportional to 2W

In pull down, if there are 2 transistors, we still want to mimic inverter i.e. W . So their respective widths

should be $2W$ \rightarrow each MOSFET

\rightarrow So the equivalent would be W as it acts like a resistive network in the linear region

$$R \propto \frac{1}{W/L}$$

For parallel we usually take best worst case scenarios

Best Case

↳ Both can be ON same time

Worst Case:

↳ Only ¹ can be ON same time


So, we should have each MOSFET with $2W$ to account for worst case scenario to maintain the ideal inverter type characteristics

$$\angle E_{\text{Gate}} = \frac{C_{\text{in gate}}}{C_{\text{in inverter}}}$$

For 2-input NAND Gate,


$$\angle E = \frac{4W}{3W} = \frac{4}{3}$$

Watch
18th 37



Solutions:

①



Design for minimum delay

$$D = \sum_{i=0}^{N-1} h_i + Nf$$

$$H = \frac{C_{out}}{C_{in}} = \frac{10 \text{ pF}}{10 \text{ pF}} = 10^3 = h_1 \times h_2 \times \dots \times h_{n-1}$$

We want to minimize delay by taking algebraic inequality

$$\text{When } h_1 = h_2 = \dots = h_{n-1} = x = H^{1/N}$$

Each stage will have same electrical effort

↳ Also called stage effort

$$N = \frac{\ln H}{\ln x}$$

In the original expression,

$$D = \sum h_i + n f$$

$$D = Nx + Nf$$


$$D = \frac{x \ln H}{\ln x} + \frac{f \ln H}{\ln x} \rightarrow \text{function in terms of } x$$

↳ Stage Effort

$$\frac{\partial D}{\partial x} = \frac{\partial}{\partial x} \left[(n+f) \frac{\ln H}{\ln x} \right]$$

$$\frac{\partial D}{\partial x} = \frac{\ln H}{\ln x} \left[1 - \frac{x+f}{x \ln x} \right] = 0$$

$$x \ln x - x = f$$



When $\delta = 0$, $x = e = 2.73$

$\delta = 1$, $x = 3.59$

δ = Parasitic delay of inverter that's constant for a given technology

$\delta = \frac{C_{self}}{C_{in}}$ is known so x value can be found for optimal delay

For $\delta = 1$,

$$3.59 \approx x = \frac{C_{i+1}}{C_i}$$

Imp



→ Next stage will be scaled up by value of 4

↳ Approximated to 4 So in standard library format of 4 is used



Delay \propto $TH \cdot 10^3$

$$N = \frac{\ln H}{\ln x} = \frac{\ln(10^3)}{\ln 4} \approx 5$$

So, To drive we need 5 stages but output will be inverted we use 4 or 6

$$\text{Delay} = NH^{1/N} + N\tau$$

$$D = 5(10^3)^{1/5} + 5\tau$$

$$D = 5(1000)^{1/5} + 5\tau \approx (19.5 + 5\tau) \text{ units}$$

For $N=4$,

$$D = 4(1000)^{1/4} + 5\tau \approx (22.4 + 4\tau) \text{ unit}$$

For $N=6$,

$$D = 6(1000)^{1/6} + 5\tau = (18.97 + 6\tau) \text{ units}$$

On comparison, lower number of stages doesn't always imply lesser delay

① Can this method be used for all cases?

② Branching case can this be used?