

# VLSI Assignment-3

Aravind Narayanan

2019102014

## Question 1

### Objective:

Minimize average delay of the circuit while using pass transistor logic by adjusting it's widths.

### Circuit:




Figure 1

### Constraints and Values given:

- 1)  $C_{out}/C_{in} = 2$  for each path(input to output)
- 2) Length of transistor =  $0.18\mu m$
- 3) Width constraint:  $W_p + W_n = 6W$  where  $W_p$  = PMOS Width,  $W_n$  = NMOS Width of final inverter while  $W$  is another parameter with which all widths are expressed.

## Method:

- 1) As  $W_n + W_p = 6W$ , express  $W_n$  and  $W_p$  in terms of  $\lambda$  where  **$W_n = 6W - k(\lambda)$  and  $W_p = k(\lambda)$** .
- 2) Then we first identify a  $W$  value for which we obtain minimum delay for arbitrary  $k$  values so that we can observe the minimum delay for a particular  $W$ .
- 3) Then we use that  $W$  value and obtain parasitics for A, B and NMOS S and S\_bar using their respective magic layout
- 4) After obtaining the parasitics for this constraint, we vary  $k$  to obtain the minimum value of delay by optimising on the final inverter.
- 5) Once we find that, we add parasitics with magic and confirm that it is optimized by changing  $k$  value to its nearby range.

## NETLISTS:

A)

```
Question 1 > Q1_final.cir
1  .include TSMC_180nm.txt
2  .param SUPPLY=1.8
3  .param LAMBDA=0.09u
4  .param W = {6*LAMBDA}
5  //Widths of inverters
6  | //Inverter to obtain A_bar and B_bar
7  .param width_P_1={2*W}
8  .param width_N_1={W}
9  | //NMOS
10 .param width_N_S={W}
11 | //Final Inverter
12 .param k = 13
13 .param width_N={6*W - k*LAMBDA}
14 .param width_P={k*LAMBDA}
15 .global gnd vdd
16
17 Vdd vdd gnd 'SUPPLY'
18 vin_a a 0 pulse 0 1.8 0ns 100ps 100ps 5ns 10ns
19 vin_b b 0 pulse 0 1.8 0ns 100ps 100ps 10ns 20ns
20 vin_b b 0 pulse 0 1.8 0ns 100ps 100ps 10ns 20ns
21 ven1 s 0 pwl (0 0v 49.9ns 0v 50ns 1.8v 100ns 1.8v)
22 ven2 s_bar 0 pwl (0 1.8v 49.9ns 1.8v 50ns 0v 100ns 0v)
23
24 // Inverter to obtain A_bar and B_bar
25 .subckt inv_1 yi xi B vdd gnd
26 M1 yi xi gnd gnd CMOSN W={width_N_1} L={2*LAMBDA}
27 + AS={5*width_N_1*LAMBDA} PS={10*LAMBDA+2*width_N_1} AD={5*width_N_1*LAMBDA} PD={10*LAMBDA+2*width_N_1}
28 M2 yi xi vdd B CMOSP W={width_P_1} L={2*LAMBDA}
29 + AS={5*width_P_1*LAMBDA} PS={10*LAMBDA+2*width_P_1} AD={5*width_P_1*LAMBDA} PD={10*LAMBDA+2*width_P_1}
30 .ends inv_1
31 // NMOS
32 .subckt mos_n yi xi z gnd
33 M1 yi xi z gnd CMOSN W={width_N_S} L={2*LAMBDA}
34 + AS={5*width_N_S*LAMBDA} PS={10*LAMBDA+2*width_N_S} AD={5*width_N_S*LAMBDA} PD={10*LAMBDA+2*width_N_S}
35 .ends mos_n
36 // Final inverter
37 .subckt inv yi xi bc vdd gnd
38 M1 yi xi gnd gnd CMOSN W={width_N} L={2*LAMBDA}
39 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
40 M2 yi xi vdd bc CMOSP W={width_P} L={2*LAMBDA}
41 + AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}
42 .ends inv
```


```

43
44 x1 a_bar a ba vdd gnd inv_1
45 x2 b_bar b bb vdd gnd inv_1
46 x3 a_bar s z gnd mos_n
47 x4 b_bar s_bar z gnd mos_n
48 x5 Y z bc vdd gnd inv
49
50 CA_in a 0 5fF
51 CB_in b 0 5fF
52 C_out Y 0 10fF
53 //Layer-1 INVERTER
54 C0 ba vdd 0.6fF
55 C1 bb vdd 0.6fF
56 C2 bc vdd 0.8fF
57 //Layer-2 NMOS has no parastics more than 0.4fF, anything lesser is ignored
58 .measure tran tdiff1
59 + TRIG v(b) VAL=0.9 CROSS=1
60 + TARG v(Y) VAL=0.9 CROSS=1
61 .measure tran tdiff2
62 + TRIG v(b) VAL=0.9 CROSS=2
63 + TARG v(Y) VAL=0.9 CROSS=2
64
65 .measure tran tpd_I4 param='(tdiff1+tdiff2)/2' goal=0
66
67 .tran 0.1n 100n
68
69 .control
70 set hcopypscolor = 1
71 set color0=white
72 set color1=black
73
74 run
75 plot v(s)
76 set curplottitle= "Aravind Narayanan-2019102014-Q1"
77 plot v[s_bar]
78 set curplottitle= "Aravind Narayanan-2019102014-Q1"
79 plot v(a)
80 set curplottitle= "Aravind Narayanan-2019102014-Q1"
81 plot v(b)
82 set curplottitle= "Aravind Narayanan-2019102014-Q1"
83 plot v(Y)
84 set curplottitle= "Aravind Narayanan-2019102014-Q1"
85 .endc


```

## PLOTS:


### 1) V(A)




### 2) V(B)




### 3) V(S)



### 4) V(S\_Bar)




5)  $V(Y)$




## MAGIC Layouts to Identify Parasitic Capacitances:

- 1) Inverters used to obtain A' and B' from A and B respectively:





## 2) NMOS used in Pass-Transistor Logic



## Input-Output Table:


NOTE: Here 0 = LOW and 1 = HIGH

| Time   | A | B | S | S_bar | Y |
|--------|---|---|---|-------|---|
| 0-5    | 1 | 1 | 0 | 1     | 1 |
| 5-10   | 0 | 1 | 0 | 1     | 1 |
| 10-15  | 1 | 0 | 0 | 1     | 0 |
| 15-20  | 0 | 0 | 0 | 1     | 0 |
| 20-25  | 1 | 1 | 0 | 1     | 1 |
| 25-30  | 0 | 1 | 0 | 1     | 1 |
| 35-35  | 1 | 0 | 0 | 1     | 0 |
| 35-40  | 0 | 0 | 0 | 1     | 0 |
| 40-45  | 1 | 1 | 0 | 1     | 1 |
| 45-50  | 0 | 1 | 0 | 1     | 1 |
| 50-55  | 1 | 0 | 1 | 0     | 1 |
| 55-60  | 0 | 0 | 1 | 0     | 0 |
| 60-65  | 1 | 1 | 1 | 0     | 1 |
| 65-70  | 0 | 1 | 1 | 0     | 0 |
| 70-75  | 1 | 0 | 1 | 0     | 1 |
| 75-80  | 0 | 0 | 1 | 0     | 0 |
| 80-85  | 1 | 1 | 1 | 0     | 1 |
| 85-90  | 0 | 1 | 1 | 0     | 0 |
| 90-95  | 1 | 0 | 1 | 0     | 1 |
| 95-100 | 0 | 0 | 1 | 0     | 0 |


We see that the MUX operation works correctly as when

- **S = LOW, Y = B**
- **S = HIGH, Y = A**

To show that this relationship is true, we will plot Y,A and Y,B together respectively to show the overlapping with respect to S.



In the above figure, as  $S = \text{High}$  from 50-100ns, the  $v(y)$  overlaps with  $v(a)$  perfectly.



In the above figure, as  $S = \text{Low}$  from 0-50ns, the  $v(y)$  overlaps with  $v(b)$  perfectly.

From the above two figures, we can prove that th

### Observation Table:

| k  | Delay      |
|----|------------|
| 2  | 0.232913ns |
| 4  | 0.180142ns |
| 9  | 0.151583ns |
| 12 | 0.148952ns |
| 13 | 0.148023ns |
| 14 | 0.148661ns |
| 20 | 0.158045ns |
| 25 | 0.184007ns |
| 30 | 0.273390ns |
| 32 | 0.396401ns |

We notice that the minimum delay for the circuit is obtained when the  **$W = 6 \cdot \text{Lambda}$** , and  **$W_p = 13 \cdot \text{Lambda}$** ,  **$W_n = 23 \cdot \text{Lambda}$**  we get the least possible delay. This  $W_p$ ,  $W_n$  value also satisfies the constraints of  $W_p + W_n = 6W$ .

The output/input capacitances

**NOTE:** While doing the MAGIC Layout parasitic capacitances(>0.4fF) are not present in the NMOS Layout, and in the CMOS layout it is only present between the body and the Vdd of PMOS.

Parasites obtained in subcircuits:

- 1) **Inverters at A,B:** 0.6fF between body and vdd of PMOS
- 2) **Inverter at output:** 0.8fF between body and vdd of PMOS

# Question 2

A)

$$\text{Given } f(x_1, x_2, x_3, x_4) = x_1 x_2 + x_1 x_3 + x_1 x_4 + x_2 x_3 + x_2 x_4 + x_3 x_4$$

$$f(0, x_2, x_3, x_4) = x_2 x_3 + x_2 x_4 + x_3 x_4 \quad \text{--- (1)}$$

$$f(1, x_2, x_3, x_4) = x_2 + x_3 + x_4 \quad \text{--- (2)}$$

$$f(x_1, x_2, x_3, x_4) = x_1 [f(1, x_2, x_3, x_4)] + \bar{x}_1 [f(0, x_2, x_3, x_4)]$$

$$f(x_1, x_2, x_3, x_4) = x_1 [x_2 + x_3 + x_4] + \bar{x}_1 [x_2 x_3 + x_2 x_4 + x_3 x_4]$$

Now we simplify (1), (2) by using successive Shannon's expansion for  $x_2, x_3$

$$f(0, x_2, x_3, x_4) = x_2 x_3 + x_2 x_4 + x_3 x_4$$

$$f(0, x_2, x_3, x_4) = x_2 [x_3 + x_4 + x_3 x_4] + \bar{x}_2 [x_3 x_4]$$

$$f(0, x_2, x_3, x_4) = x_2 [x_3(1) + \bar{x}_3(x_4)] + \bar{x}_2 [x_3 x_4]$$

$$f(0, x_2, x_3, x_4) = x_2 [x_3 + \bar{x}_3 x_4] + \bar{x}_2 [x_3 x_4] \quad \text{--- (3)}$$


$$f(1, x_2, x_3, x_4) = x_2 + x_3 + x_4$$

$$f(1, x_2, x_3, x_4) = x_2 [1] + \bar{x}_2 [x_3 + x_4]$$

$$f(1, x_2, x_3, x_4) = x_2 + \bar{x}_2 [x_3 + \bar{x}_3 x_4] \quad \text{--- (4)}$$

We notice that (5), (6) are same, so we can use same MUX to obtain this.

$$\text{Final expression: } f = x_1 [x_2 + \bar{x}_2 [x_3 + \bar{x}_3 x_4]] + \bar{x}_1 [x_2 [x_3 + \bar{x}_3 x_4] + \bar{x}_2 [x_3 x_4]]$$



B)

### Parameters:

- Width =  $6 \times \text{Lambda}$  calculated from Q1
- Load Capacitance =  $4 \times \text{Times}$  the minimum sized inverter


### NETLIST:

```
Question 2 > Q2_final.cir
1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param width_N={6*LAMBDA}
5 .param width_N_out={4*width_N}
6 .param width_P_out={8*width_N}
7 .global gnd vdd
8
9 Vdd vdd gnd 'SUPPLY'
10 vin_x1 x1 0 pulse 0 1.8 0ns 100ps 100ps 10ns 20ns
11 vin_x2 x2 0 pulse 0 1.8 0ns 100ps 100ps 20ns 40ns
12 vin_x3 x3 0 pulse 0 1.8 0ns 100ps 100ps 40ns 80ns
13 vin_x4 x4 0 pulse 0 1.8 0ns 100ps 100ps 80ns 160ns
14 vi_x11 x1_bar 0 pulse 1.8 0 100ps 100ps 100ps 10ns 20ns
15 vi_x22 x2_bar 0 pulse 1.8 0 100ps 100ps 100ps 20ns 40ns
16 vi_x33 x3_bar 0 pulse 1.8 0 100ps 100ps 100ps 40ns 80ns
17 vi_x44 x4_bar 0 pulse 1.8 0 100ps 100ps 100ps 80ns 160ns
18
19 //G G_Bar Out Vdd Gnd inpl inp0
20 .subckt MUX2_1 x x_bar y vdd gnd inpl inp0
21 M1 inpl x y gnd CMOSN W={width_N} L={2*LAMBDA}
22 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
23 M2 y x_bar inp0 gnd CMOSN W={width_N} L={2*LAMBDA}
24 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
25 .ends MUX2_1
26 .subckt inv x y vdd gnd
27 M1 y x gnd gnd CMOSN W={width_N_out} L={2*LAMBDA}
28 + AS={5*width_N_out*LAMBDA} PS={10*LAMBDA+2*width_N_out} AD={5*width_N_out*LAMBDA} PD={10*LAMBDA+2*width_N_out}
29 M2 y x vdd vdd CMOSP W={width_P_out} L={2*LAMBDA}
30 + AS={5*width_P_out*LAMBDA} PS={10*LAMBDA+2*width_P_out} AD={5*width_P_out*LAMBDA} PD={10*LAMBDA+2*width_P_out}
31 .ends inv
32 //G G_Bar Out Vdd Gnd inpl inp0
33 x_1 x4 x4_bar a vdd gnd vdd gnd MUX2_1
34 x_2 x3 x3_bar b vdd gnd x4 gnd MUX2_1
35 x_3 x3 x3_bar c vdd gnd vdd x4 MUX2_1
36 x_4 x2 x2_bar d vdd gnd c b MUX2_1
37 x_5 x2 x2_bar e vdd gnd vdd c MUX2_1
38 x_6 x1 x1_bar f vdd gnd e d MUX2_1
39 x10 f gnd vdd gnd inv
40
41 .tran 0.001n 160n
42
43 .control
44 set hcoppyscolor = 1
45 set color0=white
46 set color1=black
47 run
48 plot v(x1)
49 set curplottitle= "Aravind Narayanan-2019102014-Q2"
50 plot v(x2)
51 set curplottitle= "Aravind Narayanan-2019102014-Q2"
52 plot v(x3)
53 set curplottitle= "Aravind Narayanan-2019102014-Q2"
54 plot v(x4)
55 set curplottitle= "Aravind Narayanan-2019102014-Q2"
56 plot v(f)
57 set curplottitle= "Aravind Narayanan-2019102014-Q2"
58 .endc
```




## Plots:


### 1) $V(X1)$




### 2) $V(X2)$




### 3) V(X3)



### 4) V(X4)



## 5) V(f)



## Input-Output Table:

NOTE: Here 0 = LOW and 1 = HIGH

| Time Range(ns) | X1 | X2 | X3 | X4 | Expected | f |
|----------------|----|----|----|----|----------|---|
| 0-10           | 1  | 1  | 1  | 1  | 1        | 1 |
| 10-20          | 0  | 1  | 1  | 1  | 1        | 1 |
| 20-30          | 1  | 0  | 1  | 1  | 1        | 1 |
| 30-40          | 0  | 0  | 1  | 1  | 1        | 1 |
| 40-50          | 1  | 1  | 0  | 1  | 1        | 1 |
| 50-60          | 0  | 1  | 0  | 1  | 1        | 1 |
| 60-70          | 1  | 0  | 0  | 1  | 1        | 1 |
| 70-80          | 0  | 0  | 0  | 1  | 0        | 0 |
| 80-90          | 1  | 1  | 1  | 1  | 1        | 1 |
| 90-100         | 0  | 1  | 1  | 0  | 1        | 1 |
| 100-110        | 1  | 0  | 1  | 0  | 1        | 1 |
| 110-120        | 0  | 0  | 1  | 0  | 0        | 0 |
| 120-130        | 1  | 1  | 0  | 0  | 1        | 1 |

|         |   |   |   |   |   |   |
|---------|---|---|---|---|---|---|
| 130-140 | 0 | 1 | 0 | 0 | 0 | 0 |
| 140-150 | 1 | 0 | 0 | 0 | 0 | 0 |
| 150-160 | 0 | 0 | 0 | 0 | 0 | 0 |

We notice that all the expected values calculated manually match the f value obtained thereby verifying the working of the circuit.

### Observations:

We notice that though the  $v(f)$  gives correct MUX outputs, it does not reach Vdd(HIGH) completely but reaches gnd(LOW) properly.


Why does NMOS pass weak 1(HIGH) while it passes strong 0(LOW)?

ANS: NMOS is a symmetric device where to pass a strong 1, gate should always be at 1. But when the output reaches  $V_{dd} - V_{th}$ ,  $V_{gate} - V_{out} = V_{th}$ , which is the minimum voltage needed for the NMOS to be in ON state for current to flow. So, after this point, the NMOS switches off. Therefore, the maximum voltage the NMOS can reach is  $V_{DD} - V_{th}$ . This issue does not arrive when reaching 0, therefore it is able to pass a strong 0. This is also the reason NMOS is used as a pull-down network.

C)

For finding minimum transition time, we need to find the path that requires passing through the lowest number of MUXes(NMOS) for both  $t_{PLH}$  and  $t_{PHL}$ .

Combination for faster possible charging and discharging:



- For discharging the output, 3 MUXES are there.
- For charging, the output, 2 MUXES are there.

INPUT COMBINATION:

|             | X1 | X2 | X3 | X4 | f |
|-------------|----|----|----|----|---|
| Discharging | 0  | 0  | 0  | X  | 0 |
| Charging    | 1  | 1  | X  | X  | 1 |

X = Don't Care State (can be 0 or 1) but doesn't affect output state.

## Netlist to compute $t_{PLH}$ and $t_{PHL}$ :

```

Question 2 > Q2_final.cir
1 .include TSMC_180nm.txt
2 .param SUPPLY=1.8
3 .param LAMBDA=0.09u
4 .param width_N={6*LAMBDA}
5 .param width_N_out={4*width_N}
6 .param width_P_out={8*width_N}
7 .global gnd vdd
8
9 Vdd vdd gnd 'SUPPLY'
10 vin_x1 x1 0 pulse 0 1.8 0ns 100ps 100ps 10ns 20ns
11 vin_x2 x2 0 pulse 0 1.8 0ns 100ps 100ps 20ns 40ns
12 vin_x3 x3 0 pulse 0 1.8 0ns 100ps 100ps 40ns 80ns
13 vin_x4 x4 0 pulse 0 1.8 0ns 100ps 100ps 80ns 160ns
14 vi_x11 x1_bar 0 pulse 1.8 0 100ps 100ps 100ps 10ns 20ns
15 vi_x22 x2_bar 0 pulse 1.8 0 100ps 100ps 100ps 20ns 40ns
16 vi_x33 x3_bar 0 pulse 1.8 0 100ps 100ps 100ps 40ns 80ns
17 vi_x44 x4_bar 0 pulse 1.8 0 100ps 100ps 100ps 80ns 160ns
18 //G G_Bar Out Vdd Gnd inpl inp0
19 .subckt MUX2_1 x x_bar y vdd gnd inpl inp0
20 M1 inpl x y gnd CMOSN W={width_N} L={2*LAMBDA}
21 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
22 M2 y x_bar inp0 gnd CMOSN W={width_N} L={2*LAMBDA}
23 + AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
24 .ends MUX2_1
25 .subckt inv x y vdd gnd
26 M1 y x gnd gnd CMOSN W={width_N_out} L={2*LAMBDA}
27 + AS={5*width_N_out*LAMBDA} PS={10*LAMBDA+2*width_N_out} AD={5*width_N_out*LAMBDA} PD={10*LAMBDA+2*width_N_out}
28 M2 y x vdd vdd CMOSP W={width_P_out} L={2*LAMBDA}
29 + AS={5*width_P_out*LAMBDA} PS={10*LAMBDA+2*width_P_out} AD={5*width_P_out*LAMBDA} PD={10*LAMBDA+2*width_P_out}
30 .ends inv
31 //G G_Bar Out Vdd Gnd inpl inp0
32 x_1 x4 x4_bar a vdd gnd vdd gnd MUX2_1
33 x_2 x3 x3_bar b vdd gnd x4 gnd MUX2_1
34 x_3 x3 x3_bar c vdd gnd vdd x4 MUX2_1
35 x_4 x2 x2_bar d vdd gnd c b MUX2_1
36 x_5 x2 x2_bar e vdd gnd vdd c MUX2_1
37 x_6 x1 x1_bar f vdd gnd e d MUX2_1
38 x10 f gnd vdd gnd inv
39 .tran 0.001n 160n
40
41 .measure tran rt
42 +TRIG v(x1) VAL = 0.9V RISE = 1 TARG v(f) VAL = 0.9V RISE = 1
43 .measure tran ft
44 +TRIG v(x1) VAL = 0.9V FALL = 4 TARG v(f) VAL = 0.9V FALL = 1
45
46 .control
47 set hcopypscolor = 1
48 set color0=white
49 set color1=black
50 run
51 .endc

```

### Observation:

|           | Minimum Transition Time(ns) |
|-----------|-----------------------------|
| $t_{PLH}$ | 301.0487ns                  |
| $t_{PHL}$ | 28.02271ns                  |

- The minimum transition for output to change from Low to High( $t_{PLH}$ ) is significantly larger than that of  $t_{PHL}$ .
- This is mostly due to the NMOS's ability to charge completely. Here the NMOS pass transistors in the MUX are cascaded due to which output is only  $V_{dd}-V_{th}$  per mosfet and this

also leads to **static power consumption + slower transition.**

d)


Yes, there is a difference between  $t_{PLH}$  and  $t_{PHL}$  whether transition time taken to go from low to 0. We also notice that the NMOS pass transistor doesn't reach the full amplitude, which directly contributes to the delay factor. Also more time is taken for NMOS to charge as we know that it is not a best candidate to produce strong 1s.

Methods:


- As seen in C), a lower number of muxes are used in the charging side, so we need to balance them out so that there are the same transistors on both sides.

Modifications to be made:

- Add 1 MUX to the charging side so that both need 3 MUXES( 2 more transistors added) .



- Next issue is the time taken to charge the NMOS transistors. This can be neutralised by adding PMOS (gate attached to gnd so that it is always ON) to the output of each of the MUX as PMOS exhibits dual properties of the NMOS. By doing this we increase the fall time and decrease the rise time making the difference between each other significantly lesser.





# Question 3

As it's a Moore type FSM, the output signal values depend only on the current state and are independent of the input combinations.

This is a special purpose processor that computes the Greatest Common Divisor(GCD) of two 5-bit positive integers X and Y.


$\text{gcd}(X,Y)$  is defined as the largest integer that divides exactly into both A" and Y.

## Main Procedure:

- Subtract the smaller number of the two numbers from the other repeatedly until we obtain a number that divides the other.

```
gcd(in: X,Y; out: Z);  
  register XR, YR, TEMPR;  
  XR := X;                      { Input the data }  
  YR := Y;  
  while XR > 0 do begin  
    if XR ≤ YR then begin        { Swap XR and YR }  
      TEMPR := YR;  
      YR := XR;  
      XR := TEMPR; end  
    XR := XR - YR;              { Subtract YR from XR }  
  end  
  Z := YR;                      { Output the result }  
end gcd;
```

## A) State Diagram for Control Unit



## B) Circuit Diagram for Control Unit

Signals Control Unit:

### ❑ Outputs:

- **Load XR** - Load input data X to the register XR independently.
- **Load YR** - Load input data Y to the register YR independently.
- **Swap** - Triggers swap operation to swap XR and YR values.
- **Subtract** - Controls subtraction by routing output of subtractor to XR.

### ❑ Inputs:

- **Asynchronous Reset Signal**
- **Comparison Signals:**
  - $(XR \geq YR)$
  - $(XR > 0)$

States:

These states are defined by D0 D1 in the binary pattern for convenience.

- **S0(Begin):**
  - Start state is entered when Reset becomes 1
  - Triggers load XR and load YR
  - Can lead to a Swap or Subtract Operation

- **S1(Swap):**
  - Triggers the swap operation
  - Leads to the subtract operation state
- **S2(Subtract)**
  - Triggers the subtract operation
  - Then loads the updated value to XR
  - Can lead to Swap, Subtract or End state based on conditions.
- **S3(End)**
  - Reaches this state if gcd(X,Y) has been found
  - The final value would reside in register YR

| States | Binary Pattern |
|--------|----------------|
| S0     | 00             |
| S1     | 01             |
| S2     | 10             |
| S3     | 11             |

|               | Next State for Input | Next State for Input | Next State for Input | Next State for Input |
|---------------|----------------------|----------------------|----------------------|----------------------|
| Current State | 00                   | 01                   | 10                   | 11                   |
| S0(Begin)     | S3                   | S3                   | S1                   | S2                   |
| S1(Swap)      | S2                   | S2                   | S2                   | S2                   |
| S2(Subtract)  | S3                   | S3                   | S1                   | S2                   |
| S3(End)       | S3                   | S3                   | S3                   | S3                   |

From the above Input-Output Diagram,

$$\text{Subtract} = D_0 \overline{D_1}$$

$$\text{Swap} = \overline{D_0} D_1$$

$$\text{Select } XY = \overline{D_0} \overline{D_1}$$

$$\text{Load } X_R = \overline{D_0} + \overline{D_1}$$

$$\text{Load } Y_R = \overline{D_0}$$

As we know the current state, we need now find the next state

$$D_0^+(t+1) = D_0(t)$$

$$D_1^+(t+1) = D_1(t)$$


From the above mentioned table,

$$D_0^+ = \overline{D_0} [\overline{I_0} + \overline{I_1}] + D_0 D_1$$

$$D_1^+ = \overline{I_0} + \overline{I_1} + D_0$$

The next states can be realised by taking positive-edge triggered D-flip flop.


Final Circuit:



### C) ControlPath Simulation

We show the working of the control unit by showing the change in state and assigning the 5 parameters when the inputs from the testbench is given (in actual, it will be given by the datapath module). We verify if this works correctly by the state diagram and table drawn in B) part.


## ControlPath Module Code:

```
Question 3 > Experiment >  ControlPath.v
1  `timescale 1ns/1ps
2  module ControlPath (
3      input clk,
4      input rst,
5      input I0,
6      input I1,
7      output reg D0,
8      output reg D1,
9      output subtract,
10     output swap,
11     output loadXR,
12     output loadYR,
13     output selectXY
14 );
15
16     initial begin
17         D0 <= 1'h0; D1 <= 1'h0;
18     end
19
20     // always @(*) begin
21         assign subtract = (D0 && ~D1);
22         assign swap     = (~D0 && D1);
23         assign loadYR    = ~D0;
24         assign loadXR    = (~D1 || ~D0);
25         assign selectXY = (~D1 && ~D0);
26     // end
27     always @(posedge clk) begin //Flip-Flops
28         D0 <= ~I0 || I1 || D1;
29         D1 <= (~I1 && ~D1) || (~I0 && ~D1) || (D0 && D1);
30         if(rst) begin //To go to begin state(s0)
31             D0 <= 1'h0;
32             D1 <= 1'h0;
33         end
34     end
35
36 endmodule
```

## ControlPath TestBench Code:

```
Question 3 > Experiment > TB_ControlPath.v
1  `timescale 1ns/1ps
2  module tb;
3      reg clk;
4      reg rst;
5      reg I0;
6      reg I1;
7      wire Subtract;
8      wire Swap;
9      wire LoadXR;
10     wire LoadYR;
11     wire SelectXY;
12     wire D0;
13     wire D1;
14     ControlPath CP(.clk(clk),
15                   .rst(rst),
16                   .I0(I0),
17                   .I1(I1),
18                   .D0(D0),
19                   .D1(D1),
20                   .Subtract(Subtract),
21                   .Swap(Swap),
22                   .LoadXR(LoadXR),
23                   .LoadYR(LoadYR),
24                   .SelectXY(SelectXY));
25     initial clk = 0;
26     initial begin
27         $dumpfile("DUMB_ControlPath.vcd");
28         $dumpvars(0,tb);
29         rst = 1'b0; I0 = 1'b0; I1 = 1'b0; #10;
30         I0 = 1'b1; I1 = 1'b0; #20;
31         I0 = 1'b0; I1 = 1'b1; #20;
32         I0 = 1'b1; I1 = 1'b1; #20;
33         I0 = 1'b1; I1 = 1'b0; #20;
34         I0 = 1'b1; I1 = 1'b0; #20;
35         I0 = 1'b0; I1 = 1'b1; #20;
36         I0 = 1'b1; I1 = 1'b1; #40;
37     $finish;
38     end
39     always #10 clk = ~clk;
40 endmodule
```

## Simulation Result:



Observation Table;

| S.No | INPUTS |    | Previous State | Present State | Outputs  |      |          |        |        | Explanation                                                                                                                |
|------|--------|----|----------------|---------------|----------|------|----------|--------|--------|----------------------------------------------------------------------------------------------------------------------------|
|      | I0     | I1 | (D0 D1)        | (D0 D1)       | subtract | swap | SelectXY | loadXR | loadYR |                                                                                                                            |
| 1    | 0      | 0  | 00             | 00            | 0        | 0    | 1        | 1      | 1      | As it is inp =00 we need to load values and select them for register. <b>State (00)</b>                                    |
| 2    | 1      | 0  | 00             | 01            | 1        | 0    | 0        | 1      | 0      | As values are loaded now it goes to the subtract state along with a need to load the value into XR again. <b>State(S1)</b> |
| 3    | 0      | 1  | 01             | 10            | 0        | 1    | 0        | 1      | 1      | Now current state is <b>State(S2)</b> due to which we need to swap the value and the need to load the values arises        |
| 4    | 1      | 1  | 10             | 10            | 1        | 0    | 0        | 1      | 0      | As values are loaded now it goes to the subtract state along with a need to load the value into XR again. <b>State(S1)</b> |
| 5    | 1      | 0  | 10             | 01            | 0        | 1    | 0        | 1      | 1      | Now current state is <b>State(S2)</b> due to                                                                               |



|   |   |   |    |    |   |   |   |   |   |                                                                                                                            |
|---|---|---|----|----|---|---|---|---|---|----------------------------------------------------------------------------------------------------------------------------|
|   |   |   |    |    |   |   |   |   |   | which we need to swap the value and the need to load the values arises                                                     |
| 6 | 1 | 0 | 01 | 10 | 1 | 0 | 0 | 1 | 0 | As values are loaded now it goes to the subtract state along with a need to load the value into XR again. <b>State(S1)</b> |
| 7 | 0 | 1 | 10 | 11 | 0 | 0 | 0 | 0 | 0 | It has finally reached <b>State(S3)</b> after which any combination of input would always result in same D0 D1 value       |
| 8 | 1 | 1 | 11 | 11 | 0 | 0 | 0 | 0 | 0 | As it is in State(S3) no change is there and the flags are all zero.                                                       |

From the above table and explanation we see that the functioning of the Control Unit works properly where the outputs are given based on the positive-edge triggered states.

This control unit works along with the datapath unit and calculates the GCD on it's own when only the input terms along with reset option is given.

## D) Datapath Unit

### Components of DataPath:

- **Registers(5 bit length):**
  - XR
  - YR
- **Subtractor**
- **Comparators:**
  - **ZEQ\_Flag(I0):** Check for  $XR > 0$
  - **LEQ\_Flag(I1):** Check for  $XR \geq YR$

### DataPath Module Code:

NOTE: The datapath does not call the control path but rather inputs given by testbench only for test purposes. For actual final combined testing, the control path will be called by the Datapath instead.

```
Question 3 > Experiment > DP_test.v
1  `timescale 1ns/1ps
2  module DataPath (
3      input clk, input rst,
4      input [15:0] X, input [15:0] Y,
5      output reg [15:0] Z,
6      input SelectXY, input subFlag,
7      input swapFlag, input loadXR,
8      input loadYR,
9      output reg ZEQ_Flag, output reg LEQ_Flag,
10     output reg [15:0] XR, output reg [15:0] YR
11 );
12
13     always @([subFlag or swapFlag or SelectXY or LoadXR or LoadYR or rst]) begin
14         if(rst)
15             begin
16                 XR <= 0;
17                 YR <= 0;
18             end
19         if(SelectXY & loadXR)
20             begin
21                 XR <=X;
22             end
23         if(SelectXY & loadYR)
24             begin
25                 YR <=Y;
26             end
27         if(subFlag)
28             begin
29                 XR <= XR - YR;
30             end
31         if(swapFlag)
32             begin
33                 XR <=YR;
34                 YR <=XR;
35             end
36     end
37     always @(XR or YR) begin
38         ZEQ_Flag <= (XR>0);
39         LEQ_Flag <= (XR>=YR);
40     end
41     always @(*) begin
42         if(!ZEQ_Flag && !rst)
43             Z = X;
44     end
45 end
46
47 endmodule
```


## DataPath TestBench Code:

```

1  timescale 1ns/1ps
2  module tb;
3      reg clk;
4      reg rst;
5      reg [15:0] X;
6      reg [15:0] Y;
7      wire [15:0] Z;
8      reg subFlag;
9      reg swapFlag;
10     reg SelectXY;
11     reg loadXR;
12     reg loadYR;
13     wire ZEQ_Flag;
14     wire LEQ_Flag;
15     wire [15:0] XR;
16     wire [15:0] YR;
17
18     DataPath DP(.clk(clk),
19         .rst(rst),
20         .X(X),
21         .Y(Y),
22         .Z(Z),
23         .SelectXY(SelectXY),
24         .subFlag(subFlag),
25         .swapFlag(swapFlag),
26         .loadXR(loadXR),
27         .loadYR(loadYR),
28         .ZEQ_Flag(ZEQ_Flag),
29         .LEQ_Flag(LEQ_Flag),
30         .XR(XR),
31         .YR(YR));
32     initial clk = 1;
33
34     initial begin
35         $dumpfile("DUMP_DataPath.vcd");
36         $dumpvars(0,tb);
37         // <# of bits>'b<binary value>
38         rst = 1'b1; X = 16'd0; Y = 16'd0; subFlag = 1'd0; swapFlag = 1'd0; SelectXY=1'd0; loadXR = 1'd0; loadYR = 1'd0; #20;
39         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd0; swapFlag = 1'd0; SelectXY=1'd1; loadXR = 1'd1; loadYR = 1'd1; #20;
40         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd1; swapFlag = 1'd0; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd0; #20;
41         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd0; swapFlag = 1'd1; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd1; #20;
42         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd1; swapFlag = 1'd0; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd0; #20;
43         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd0; swapFlag = 1'd1; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd1; #20;
44         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd1; swapFlag = 1'd0; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd0; #20;
45         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd0; swapFlag = 1'd1; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd1; #20;
46         rst = 1'b0; X = 16'd25; Y = 16'd15; subFlag = 1'd1; swapFlag = 1'd0; SelectXY=1'd0; loadXR = 1'd1; loadYR = 1'd0; #60;
47         $finish;
48     end
49     always #10 clk = ~clk;
50 endmodule

```

### Datapath Unit Simulation:



### Parameters involved in simulation:

| S.No | Inputs to DataPath Module |      |                      |        |        | Comparators        |                      | Registers |    | GCD Value |
|------|---------------------------|------|----------------------|--------|--------|--------------------|----------------------|-----------|----|-----------|
|      | subtract                  | swap | SelectX <sub>Y</sub> | loadXR | loadYR | XR>0<br>(ZEQ_Flag) | XR>=YR<br>(LEQ_Flag) | XR        | YR | Z         |
| 1    | 0                         | 0    | 1                    | 1      | 1      | 1                  | 1                    | 25        | 15 | 0         |
| 2    | 1                         | 0    | 0                    | 1      | 0      | 1                  | 0                    | 10        | 15 | 0         |
| 3    | 0                         | 1    | 0                    | 1      | 1      | 1                  | 1                    | 15        | 10 | 0         |
| 4    | 1                         | 0    | 0                    | 1      | 0      | 1                  | 0                    | 5         | 10 | 0         |
| 5    | 0                         | 1    | 0                    | 1      | 1      | 1                  | 1                    | 10        | 5  | 0         |
| 6    | 1                         | 0    | 0                    | 1      | 0      | 1                  | 1                    | 5         | 5  | 0         |
| 7    | 1                         | 0    | 0                    | 1      | 0      | 0                  | 0                    | 0         | 5  | 5         |

### Explanation of Simulation and Parameters:

The functioning of the datapath unit has been shown with an example by giving custom inputs that would be supplied by the control unit module to show  $\text{GCD}(25,15)$ .

The steps were computed manually according to the main procedure state above.

1. Initially we load the X, Y values into the registers XR, YR due to which the registers get 25, 15 and both the  $\text{XR} > 0$  and  $\text{XR} \geq \text{YR}$  are enabled.
2. Now as we have  $\text{XR} = 25$  and  $\text{YR} = 15$  we need to subtract and load that value into register XR again, so XR obtains the value  $\text{XR}(10) = \text{XR}(25) - \text{YR}(15)$  then accordingly  $\text{ZEQ\_Flag} = 1$  while  $\text{LEQ\_Flag} = 0$  as  $\text{XR} < \text{YR}$ .
3. Then we have to swap the values in the registers XR and YR as  $\text{XR} < \text{YR}$ . So  $\text{XR} = 15$  and  $\text{YR} = 10$  then accordingly  $\text{ZEQ\_Flag} = 1$  while  $\text{LEQ\_Flag} = 1$  as  $\text{XR} \geq \text{YR}$  and  $\text{XR} > 0$ .
4. Next cycle, subtraction is done as  $\text{XR}(5) = \text{XR}(15) - \text{YR}(10)$  so  $\text{ZEQ\_Flag} = 1$  while  $\text{LEQ\_Flag} = 0$  as  $5 < 10$ .
5. After this clock cycle, swapping is done again so  $\text{XR} = 10$  and  $\text{YR} = 5$ .
6. As per the GCD algorithm, subtraction is done  $\text{XR}(5) = \text{XR}(10) - \text{YR}(5)$  due to which  $\text{ZEQ\_Flag} = 1$  while  $\text{LEQ\_Flag} = 1$ .
7. Finally again subtraction is done after which  $\text{XR} = 0$  and  $\text{ZEQ\_Flag} = 1$  due to which Z gets the value of YR.


### Conclusion:

The instructions sent from the testbench modifies the register values and finally gives the  $\text{GCD}(25,15) = \text{Z} = 5$ . Therefore, we can conclude


E)

NOTE: rst functionality has been shown in the first cycle.

(I) Computation of GCD(27,19)



(II) Computation of GCD(24,16)



**Observation:**

The GCD algorithm is executed till the state becomes S3 after which Z gets the GCD value(from YR) on the positive edge of the clock.

The GCD values obtained are:

(I)  $\text{GCD}(27,19) = 1$ ;

(II)  $\text{GCD}(24,16) = 8$ ;