



Next Topic :

Flipflop Conversion




Flip-Flop Conversion(Topics Covered) :

1. Flipflop Conversion Concept
2. All standard flipflop conversions with Variations
3. Standard Book(Morris Mano) Questions
4. ALL GATE CSE, ECE Questions
5. All Chegg & University Questions



Jk - ff to T - ff :



Desired ff :


T - ff

Used/Given ff :


JK - ff

T-ff using Jk ff.

Given ff ✓ (a) } $\xrightarrow{M - ff}$ using G - ff
Desired ff (m)



$$G = f(m, Q) \Rightarrow \underline{\text{Idea}}$$



Conversion of Flipflops

- Steps for the conversions
 - Step 1: Write the Truth Table of the Desired Flip-Flop
 - Step 2: Obtain the Excitation Table for the given Flip-Flop from its Truth Table
 - Step 3: Append the Excitation Table of the given Flip-Flop to the Truth Table of the Desired Flip-Flop Appropriately to obtain Conversion Table
 - Step 4: Simplify the Expressions for the Inputs of the given Flip-Flop
 - Step 5: Design the Necessary Circuit and make the Connections accordingly



PROCEDURE FOR CONVERSION

1. Draw the block diagram of the target flip flop from the given problem.
2. Write truth table for the target flip-flop.
3. Write excitation table for the available flip-flop.
4. Draw k-map for target flip-flop.
5. Draw the block diagram.



Next Topic :


D to T
CLASSES

Flipflop Conversion

① $D \rightarrow T:$


Given: D ; Desires ff : T


$$D = f(T, \varphi)$$





Target: $D = f(T, Q)$





Target: $D = f(T, Q)$

Present state $T \quad Q$


Next state

$$\checkmark D = f(T, Q)$$


$T=0$	Q_0	Q_1	Q_n	$D = f(T, Q)$
$T=0$	0 0	0 1	0 1	0 1
$T=1$	1 1	0 1	1 0	1 0

$$Q_n = D$$


$$D = f(\tau, \varphi) = \tau \oplus \varphi$$



$$D = f(T, Q) = T \oplus Q$$




$$D = f(T, Q) = T \oplus Q$$






$\Phi :$



What is A-ff?



9




What is A-ff?

When $A=1 \Rightarrow Q_n = \bar{Q}$




$Q :$




What is A-ff? $A=0 \Rightarrow Q_n=Q$
T-ff ✓



Variations of D to T ff :




$$\overline{T \oplus \varphi} = T \bar{\varphi} + \bar{T} \varphi$$






Variations of D to T ff :



Variations of D to T ff :





$$D = T \oplus Q = T(\bar{Q}) + \bar{T}Q$$


mux equation

$$= T(\bar{Q}) + \bar{T}Q$$

mux equation




MUX Equations



D to T ff:


$$D = T(\bar{Q}) + \bar{T}(Q)$$



$$= \frac{T \oplus S}{T \oplus Q} \quad \boxed{D = T \oplus Q}$$


D to T ff:

$$D = T \bar{Q} + \bar{T} Q$$



D to T ff:

$$D = \overline{T}Q + T\overline{Q}$$




Best Implementation
↓
No Extra gate required




D to T ff:

$$D = \overline{T}Q + T\overline{Q}$$





D - FF \Rightarrow T - FF



{ many implementations
possible ✓ }

Convert D FlipFlop to T Flipflop

1. Truth Table for T Flip Flop

Input	Outputs	
T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


2. Excitation Table for D Flip Flop

Outputs		Input
Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

3. Conversion Table


T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

4. K-map Simplification




$$\begin{aligned}D &= T\bar{Q}_n + \bar{T}Q_n \\&= T \oplus Q_n\end{aligned}$$

5. Circuit Design




T Flip-Flop




Positive-edge-triggered
D Flip-Flop

T Flip-Flop




What is this?


What is this?




It is a 2-to-1 Multiplexer



What is this?




+






It is a T Flip-Flop




It is a T Flip-Flop




Note that the two inputs to the multiplexer are inverses of each other.

Another Way to Draw This




Another Way to Draw This




What is this?

What is this?




What is this?



$$D = Q\bar{T} + \bar{Q}T$$


It is an XOR




$$D = Q \oplus T$$



What is this?



It is a T Flip-Flop too



T	Q	D
0	0	0
0	1	1
<hr/>		
1	0	1
1	1	0

Red curly braces on the right side group the rows into two columns: {Q} and {Q-bar}.



Next Topic :

T to D
CLASSES


Flipflop Conversion



T to D - FF :

Given FF : T - FF
Desired FF : D - FF

Combinational
Ckt




$$T = f(D, Q)$$

D	Q	Q_n
0	0	0
0	1	0
1	0	1
1	1	1

$$T = f(D, Q)$$


Using
Excitation
Table
of T-FF

$$T = f(D, Q)$$






$$T = D \oplus Q$$





$$T = \underbrace{D \oplus Q}_{=} = \overline{D}Q + D\overline{Q}$$






$$T = D \oplus Q = \overline{D}Q + D\overline{Q}$$

mux
equation

$$= \overline{D}\overline{Q} + D\overline{\overline{Q}}$$




$$T = D \oplus \varphi = \overline{D}Q + D\overline{Q}$$





$$T = D \oplus \varphi = (\overline{D})Q + (D)\overline{Q}$$



Convert T Flipflop to D Flipflop

1. Truth Table for D Flip Flop

Input	Outputs	
D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


2. Excitation Table for T Flip Flop

Outputs		Input
Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

3. Conversion Table


D	Q _n	Q _{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

4. K-map Simplification



$$\begin{aligned}D &= D\bar{Q}_n + \bar{D}Q_n \\&= D \oplus Q_n\end{aligned}$$

5. Circuit Design





Next Topic :


D to JK
CLASSES

Flipflop Conversion

D to (JK):


Idea:

Given ff: D ff
Desires ff: JK ff



$$D = f(J, K, Q)$$

$$\underline{D = f(J, K, Q)}$$



$$\underline{D = f(J, K, Q)}$$

Truth
Table
of JK -ff

Excitation
Table
of D

$$\mathcal{D} = f(\mathcal{I}, k, \mathcal{Q})$$

$$\sum_{J=0, k=0}^{\infty}$$

$$J=0, k=1$$

$$J=1, K=0$$

$$J=1, k=1$$

φ	τ	κ	φ	φ_n
$\sum_{i=0}^{\infty}$	$\{$	$0 \quad 0$	0	0
	$\{$	$0 \quad 0$	1	1
	\sum	$0 \quad 1$	0	0
	$\{$	$0 \quad 1$	1	0
	\sum	$1 \quad 0$	0	1
	$\{$	$1 \quad 0$	1	1
	\sum	$1 \quad 1$	0	1
	$\{$	$1 \quad 1$	1	0

$$D = f(J, k, \alpha)$$

Explanations of D.

$$D = f(J, K, Q)$$

$$J=0, K=0$$

$$J=0, K=-1$$

$$J=-1, K=0$$

$$J=-1, K=1$$

$$\begin{array}{c|ccc} & J & K & Q \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 0 & 0 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 0 & 0 & 1 \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 0 & 1 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 0 & 1 & 1 \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 1 & 0 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 1 & 0 & 1 \\ \hline \end{array}$$

$$\begin{array}{c|ccc} & 1 & 1 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|c} & Q_n \\ \hline \end{array}$$

$$\begin{array}{c|c} 0 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|c} 1 & 1 \\ \hline \end{array}$$

$$\begin{array}{c|c} 0 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|c} 0 & 0 \\ \hline \end{array}$$

$$\begin{array}{c|c} 1 & 1 \\ \hline \end{array}$$


$$\begin{array}{c|c} 1 & 1 \\ \hline \end{array}$$


$$\begin{array}{c|c} 1 & 1 \\ \hline \end{array}$$

$$\begin{array}{c|c} 0 & 0 \\ \hline \end{array}$$


$$D = f(J, K, Q) \Rightarrow D = \underline{J\bar{Q} + Q\bar{K}}$$

K-map for D





$$D = \bar{S}(\bar{Q}) + S\bar{Q} \quad \text{mux equation}$$



Q:

Q: Relate $AB - FF$ to $JK - FF$?



Digital Logic

Q:




$$A = J$$
$$B = \bar{K}$$

Q_n


$0 = A$

$0 = B$



$$Y = 0\bar{\varphi} + 0\varphi = 0$$

A	B	Q_n
0	0	0 <u>Reset</u>




$$Y = 0 \bar{A} + 1 \varphi = \varphi$$

A	B	Q_n
0	1	Q <u>Retain</u>



$$Y = I\bar{Q} + 0Q = \bar{Q}$$

A	B	Q_n	Toggle
1	0	\bar{Q}	
0	1	Q	

Q_n 

$$Y = 1\bar{Q} + 1Q$$

$$= Q + \bar{Q} = 1$$

A	B	Q_1	set
1	1	1	



After Analysis: (AB - FF characteristic Table)

A	B	Q_n	
0	0	0	Reset
0	1	Q	Unchanged
1	0	\bar{Q}	Toggle
1	1	1	Set



After Analysis:

$$J = A_j \quad B = \bar{k} \vee$$

A	B	Q_n	J	k
0	0	0	0	1
0	1	\overline{Q}	0	0
1	0	\overline{Q}	1	1
1	1	1	1	0




Note:

Don't use your Brain as
a Hard Drive.

Use it as a CPU.

Just Analyse ✓

JK Flip-Flop



$$D = \overline{J}\overline{Q} + \overline{K}Q$$





5.2 (Digital Design, M. Mano, 3rd Edition, Chapter 5)

Construct a JK flip-flop using a D flip-flop, a two-to-one-line multiplexer, and an inverter.




Jk using D-ff :





JK using $\{ = \underline{\text{D}} + \underline{\text{mux}} + \underline{\text{inverter}}$





5.4 (Digital Design, M. Mano, 3rd Edition, Chapter 5)

A PN flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs P and N are 00, 01, 10, and 11, respectively.

- a) Tabulate the characteristic table. b) Derive the characteristic equation. c) Tabulate the excitation table. d) Show how the PN flip-flop can be converted to a D flip-flop.

5.4 (Digital Design, M. Mano, 3rd Edition, Chapter 5)

A PN flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs P and N are 00, 01, 10, and 11, respectively.

- a) Tabulate the characteristic table. b) Derive the characteristic equation.
- c) Tabulate the excitation table. d)

Show how the PN flip-flop can be converted to a D flip-flop.

PN - FF:

	=A P	=B N	Q_n	
0	0	0	0	Reset
0	0	1	Q	No change
1	0	0	\bar{Q}	Toggle
1	1	1	/	Set

Char.
Table ✓



PN - ff is same as AB - ff of

Prev. Question.

$$P = A = J$$

$$N = B = \bar{K}$$




Truth Table:

	P	N	Q	Q _n
$P=N=0$	{ 0 0	0	0	0 } Reset
	0 0	0	1	
$P,N=0,1$	{ 0 0	1 1	0	0 } No change
	0 1	1 1	1	1 } Set
$P,N=1,0$	{ 1 1	0 0	0	1 } Tidle
	1 1	0 0	1	0 } Reset
$P,N=1,1$	{ 1 1	1 1	0	1 } Set
	1 1	1 1	1	1 } Tidle

$$\varphi_n = f(P, N, Q) \rightarrow \text{Present state}$$

↓
Next state



$$\underline{Q_N = P\bar{Q} + \varphi_N}$$



Excitation Table of PN-ff :

Q	Q_n	P	N
0	0	0	Retain / Reset
0	1	1	Toggle / Set
1	0	1	Toggle / Reset
1	1	0	Set / Retain



Excitation Table of PN-ff :

Q	Q_n	P	N
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1




Excitation Table of PN-ff :

Q	Q_n	P	N
0	0	0	X
0	1	X	1
1	0	X	0
1	1	X	1

P N -ff to D -ff :

Given ff Desired




$$\begin{aligned}P &= f(D, q) \\N &= f(D, \bar{q})\end{aligned}$$

$$P = f(D, Q) ; N = f(D, \bar{Q})$$


D	Q	\bar{Q}_n	$P = f(D, Q)$	$N = f(D, \bar{Q})$
0	0	0	0	x
0	1	0	x	0
1	0	1	1	x
1	1	1	x	1



$$P = f(D, Q)$$




$$N = f(D, Q)$$



$$P = D$$

$$N = D$$



D-ff using PN-ff.



a)

P	N	Q(t+1)
0	0	0
0	1	Q(t)
1	0	Q'(t)
1	1	1

b)

P	N	Q(t)	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

N

P\NQ	00	01	11	10
0	0	0	1	0
1	1	0	1	1

$$Q(t+1) = PQ' + NQ$$

c)

Q(t)	Q(t+1)	P	N
0	0	0	X
0	1	1	X
1	0	X	0
1	1	X	1

d) By connecting P and N together.

$$Q(t+1) = DQ' + DQ = D$$





Next Topic :

GATE CSE 2008
CLASSES

JK flipflop to XY Flipflop Conversion



Consider the following state diagram and its realization by a JK flip flop



The combinational circuit generates J and K in terms of x, y and Q.

The Boolean expressions for J and K are :

goclasses.in



tests.gatecse.in

- A. $\overline{x \oplus y}$ and $\overline{x \oplus y}$
- B. $x \oplus y$ and $\overline{x \oplus y}$
- C. $x \oplus y$ and $x \oplus y$
- D. $x \oplus y$ and $x \oplus y$

tests.gatecse.in



Consider the following state diagram and its realization by a JK flip flop



The combinational circuit generates J and K in terms of x, y and Q.

The Boolean expressions for J and K are :

- A. $\overline{x \oplus y}$ and $\overline{x \oplus y}$
- B. $x \oplus y$ and $x \oplus y$
- C. $x \oplus y$ and $x \oplus y$
- D. $x \oplus y$ and $x \oplus y$

~~tests.gatecse.in~~


goclasses.in

Jk - ff



tests.gatecse.in

XY - ff



XY - ff


(using Jk-ff)

State Diagram of XY-ff.

Method 1: JK to XY FF Conversion

XY - FF:


X	Y	Q_n	
0	0	Q	No change / Retain
0	1	\bar{Q}	Toggle
1	0	\bar{Q}	Toggle
1	1	Q	Retain




$$\underline{J = f(x, y, \phi)} ; \underline{k = f(x, y, \phi)}$$

x	y	Q	Q_n	$J = f(x, y, Q)$	$K = f(x, y, Q)$
0	0	0	0	0	x
0	0	1	1	x	0
0	1	0	1	1	x
0	1	1	0	x	1
1	0	0	1	1	x
1	0	1	0	x	1
1	1	0	0	0	x
1	1	1	1	x	0

$$J = f(x, y, Q)$$



$$K = f(x, y, Q)$$



$$K = x \oplus y$$

$$J = x \oplus y$$



Method 1 :



Inefficient

Method 2 :

Put X, Y values and
Verify with state diagram

4.12.10 Digital Counter: GATE IT 2008 | Question: 37 top<https://gateoverflow.in/3347>

Consider the following state diagram and its realization by a JK flip flop



x	y	Q_n	J	K
0	0	Q	0	0
—	—	—	—	—

when $x = y = 0$

then what

should be J, K

such that state not change?

The combinational circuit generates J and K in terms of x, y and Q.

The Boolean expressions for J and K are :

- A. $\overline{x \oplus y}$ and $\overline{x \oplus y}$
- B. $\overline{x \oplus y}$ and $x \oplus y$
- C. $x \oplus y$ and $\overline{x \oplus y}$
- D. $x \oplus y$ and $x \oplus y$





When $X=0, Y=0$ then $J=0, K=0$

option A :

option B :

option C :

option D :

$J=1, K=1$

$J=1, K=0$



$J=0, K=1$

$\bar{J}=0, K=0$ ✓

Eliminated

4.12.10 Digital Counter: GATE IT 2008 | Question: 37 top ↴➡ <https://gateoverflow.in/3347>

Consider the following state diagram and its realization by a JK flip flop



The combinational circuit generates J and K in terms of x, y and Q.

The Boolean expressions for J and K are :

goclasses.in

tests.gatecse.in

- A. $\overline{x \oplus y}$ and $\overline{x \oplus y}$
- B. $x \oplus y$ and $\overline{x \oplus y}$
- C. $x \oplus y$ and $x \oplus y$
- D. $x \oplus y$ and $x \oplus y$

method 3:

Compare tests.gatecse.in

XY - ff

with Jk - ff



Digital Logic

x	y	Q_n	τ	k	$\tau = f(x, y)$
0	0	Q	0	0	$\tau = x \oplus y$
0	1	\bar{Q}	1	1	$k = f(x, y)$
1	0	\bar{Q}	1	1	$k = x \oplus y$
1	1	Q	0	0	



Next Topic :

Summary Standard


CLASSES

Flipflop Conversions


Conversion of Flipflops

- Steps for the conversions
 - Step 1: Write the Truth Table of the Desired Flip-Flop
 - Step 2: Obtain the Excitation Table for the given Flip-Flop from its Truth Table
 - Step 3: Append the Excitation Table of the given Flip-Flop to the Truth Table of the Desired Flip-Flop Appropriately to obtain Conversion Table
 - Step 4: Simplify the Expressions for the Inputs of the given Flip-Flop
 - Step 5: Design the Necessary Circuit and make the Connections accordingly


Positive-Edge-Triggered T Flip-Flop



Negative-Edge-Triggered T Flip-Flop



Positive-Edge-Triggered JK Flip-Flop



Negative-Edge-Triggered JK Flip-Flop

