





## Next Topic:


# Multiplexer (mux)








MUX is like  
a Bridge.














$I_0$  $I_1$  $I_2$  $I_3$  $Z = I_2$ 

$m_{SB}$   
 $S_1, S_0 \rightarrow L_{SB}$   
1  
0


$m_{SB}$  ←  $\overline{S_1} \quad S_0$  Control inputs








## Analogy :





## Analogy :





Train :







Train :







Train :











Q: Why No 4x2 mux ?

Why - I output line only

mux  
Digital  
Growth  
is  
Defined  
like this.

Summer season: Cooler - -  
~ Heater or  
✓ AC ✓ }  
} Circuits

Heater Heats.

Why Heater Does not cool ?  
Why AC Does not Heat ?

many Digital Circuits.

- ① mux
  - ② Decoder
  - ③ Encoder
  - ④ Adder
  - ⑤ Demux
- different uses


Subject COA:

Adder

MUL

Div

Subtraction






## Multiplexers:

It is a combinational circuit which selects one of the  $2^n$  input lines and transmits the information from that line to the output line. The selection of the input line depends upon the 'n' input selection lines. It is also called data selector and is also referred to by only MUX.

↳ functionality of mux

Smallest MUX we have is 2 to 1 mux which has 2 input lines, 1 output line and 1 selection line. We also have 4 to 1, 8 to 1 mux and so on


(Data) Input lines = 4  
Select lines = 2  
Output " = 1




# Multiplexers

A multiplexer (or data selector, abbreviated as MUX) has a group of data inputs and a group of control inputs. The control inputs are used to select one of the data inputs and connect it to the output terminal. Figure 9-1 shows a 2-to-1 multiplexer and its switch analog. When the control input  $A$  is 0, the switch is in the upper position and the MUX output is  $Z = I_0$ ; when  $A$  is 1, the switch is in the lower position and the MUX output is  $Z = I_1$ . In other words, a MUX acts like a switch that selects one of the data inputs ( $I_0$  or  $I_1$ ) and transmits it to the output. The logic equation for the 2-to-1 MUX is therefore:

$$Z = A'I_0 + AI_1$$






Compact Truth Table:


$S$	$f$
0	$I_0$
1	$I_1$


$$f(I_0, I_1, S) = \bar{S}I_0 + S I_1$$



$$f(I_0, I_1, s) = \overline{s} I_0 + s I_1$$









### Q- Implement the 2 to 1 MUX

Ans: Here we have 2 input, 1 selection pin and 1 output pin and truth table is

SEL(s)	Y
--------	---


0	D0
---	----

1	D1
---	----

So the equation for MUX can be written as


$$Y = s'D0 + sD1$$

which can be implemented using gates as follow:



# Graphical Symbol for a 2-1 Multiplexer

$$f_{(S, x_1, x_2)} = \bar{S}x_1 + Sx_2$$




$s$	$f$
0	$x_1$
1	$x_2$

Compact TruthTable.

# Truth Table for a 2-1 Multiplexer

$s$	$x_1$	$x_2$	$f(s, x_1, x_2)$
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

# Truth Table for a 2-1 Multiplexer



s	$x_1$	$x_2$	$f(s, x_1, x_2)$
s=0	0	0	0
	0	1	0
	1	0	1
	1	1	1
s=1	1	0	0
	1	1	1
	1	0	0
	1	1	1

# Truth Table for a 2-1 Multiplexer

$s$	$x_1$	$x_2$	$f(s, x_1, x_2)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

# More Compact Truth-Table Representation

$s$	$x_1$	$x_2$	$f(s, x_1, x_2)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

(a) Truth table

$s$	$f(s, x_1, x_2)$
0	$x_1$
1	$x_2$

# Let's Derive the SOP form

$s \ x_1 \ x_2$	$f(s, x_1, x_2)$	
0 0 0	0	
0 0 1	0	
0 1 0	1 ✓	$\bar{s} x_1 \bar{x}_2$
0 1 1	1 ✓	$\bar{s} x_1 x_2$
1 0 0	0	
1 0 1	1 ✓	$s \bar{x}_1 x_2$
1 1 0	0	
1 1 1	1 ✓	$s x_1 x_2$

$$f(s, x_1, x_2) = \bar{s} x_1 \bar{x}_2 + \bar{s} x_1 x_2 + s \bar{x}_1 x_2 + s x_1 x_2$$



# Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s}x_1\overline{x}_2 + \overline{s}x_1x_2 + s\overline{x}_1x_2 + sx_1x_2$$

$$f(s, x_1, x_2) = \overline{s}x_1(\overline{x}_2 + x_2) + s(\overline{x}_1 + x_1)x_2$$

$$f(s, x_1, x_2) = \overline{s}x_1 + s x_2$$


# Circuit for 2-1 Multiplexer

(b) Circuit(c) Graphical symbol


(Block Diagram)

$$f(s, x_1, x_2) = \bar{s}x_1 + s x_2$$


# Analysis of the 2-1 Multiplexer (when the input s=0)




# Analysis of the 2-1 Multiplexer (when the input s=1)



# Analysis of the 2-1 Multiplexer (when the input $s=0$ )



# Analysis of the 2-1 Multiplexer (when the input s=1)






# 4-1 Multiplexer (Definition)

- Has four inputs:  $w_0$ ,  $w_1$ ,  $w_2$ ,  $w_3$
- Also has two select lines:  $s_1$  and  $s_0$
- If  $s_1=0$  and  $s_0=0$ , then the output f is equal to  $w_0$
- If  $s_1=0$  and  $s_0=1$ , then the output f is equal to  $w_1$
- If  $s_1=1$  and  $s_0=0$ , then the output f is equal to  $w_2$
- If  $s_1=1$  and  $s_0=1$ , then the output f is equal to  $w_3$

# Graphical Symbol and Truth Table

by Default MSB  $\rightarrow$  by Default LSB



(a) Graphic symbol

means  
 $s_1 = 1, s_0 = 0$


$s_1$	$s_0$	$f$
0	0	$w_0$
0	1	$w_1$
1	0	$w_2$
1	1	$w_3$


(b) Truth table


$s_1 \bar{s}_0 w_2$

$$f(\underline{s_1}, \underline{s_0}, \underline{w_0}, \underline{w_1}, \underline{w_2}, \underline{w_3}) = \underline{\overline{s_1} \overline{s_0} w_0} +$$


$$\left. \begin{array}{l} (-) + (-) + (-) \\ + (-) \end{array} \right| \quad \begin{array}{l} \underline{\overline{s_1} \underline{s_0} w_1} + \\ \underline{\overline{s_1} \overline{s_0} w_2} + \\ \underline{s_1 \underline{s_0} w_3} \end{array}$$








Circuit:  $S_1 = 1, S_0 = 0$




# 4-1 Multiplexer (SOP circuit)




$$f = \overline{s_1} \overline{s_0} w_0 + \overline{s_1} s_0 w_1 + s_1 \overline{s_0} w_2 + s_1 s_0 w_3$$


# Analysis of the 4-1 Multiplexer ( $s_1=0$ and $s_0=0$ )




# Analysis of the 4-1 Multiplexer ( $s_1=0$ and $s_0=1$ )



# Analysis of the 4-1 Multiplexer ( $s_1=1$ and $s_0=0$ )




# Analysis of the 4-1 Multiplexer ( $s_1=1$ and $s_0=1$ )






# Analysis of the 4-1 Multiplexer ( $s_1=0$ and $s_0=0$ )






# Analysis of the 4-1 Multiplexer ( $s_1=0$ and $s_0=1$ )



# Analysis of the 4-1 Multiplexer ( $s_1=1$ and $s_0=0$ )





# Analysis of the 4-1 Multiplexer ( $s_1=1$ and $s_0=1$ )





Figure 9-2 shows diagrams for a 4-to-1 multiplexer, 8-to-1 multiplexer, and  $2^n$ -to-1 multiplexer. The 4-to-1 MUX acts like a four-position switch that transmits one of the four inputs to the output. Two control inputs ( $A$  and  $B$ ) are needed to select one of the four inputs. If the control inputs are  $AB = 00$ , the output is  $I_0$ ; similarly, the control inputs 01, 10, and 11 give outputs of  $I_1$ ,  $I_2$ , and  $I_3$ , respectively. The 4-to-1 multiplexer is described by the equation


$$Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3 \quad (9-1)$$





Similarly, the 8-to-1 MUX selects one of eight data inputs using three control inputs. It is described by the equation

$$\begin{aligned} Z = & \underline{A'B'C'I_0} + A'B'CI_1 + A'BC'I_2 + A'BCI_3 \\ & + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7 \end{aligned} \quad (9-2)$$






When the control inputs are  $ABC = 011$ , the output is  $I_3$ , and the other outputs are selected in a similar manner. Figure 9-3 shows an internal logic diagram for the 8-to-1 MUX. In general, a multiplexer with  $n$  control inputs can be used to select any one of  $2^n$  data inputs. The general equation for the output of a MUX with  $n$  control inputs and  $2^n$  data inputs is


$$Z = \sum_{k=0}^{2^n - 1} m_k I_k$$

where  $m_k$  is a minterm of the  $n$  control variables and  $I_k$  is the corresponding data input.



# Logic Diagram for 8-to-1 MUX





$$f = m_0 I_0 + m_1 I_1 + \dots + m_k I_k + \dots$$

CLASSES

---



$$m_0 = \overline{s_{n-1}} \dots \overline{s_1} \overline{s_0}$$

$$m_1 = \overline{s_{n-1}} \dots \overline{s_1} s_0$$


---




# Digital Logic



$$f = \sum_{k=0}^{(2^n)-1} m_k I_k$$

Multiplexers are frequently used in digital system design to select the data which is to be processed or stored. Figure 9-6 shows how a quadruple 2-to-1 MUX is used to select one of two 4-bit data words. If the control is  $A = 0$ , the values of  $x_0, x_1, x_2$ , and  $x_3$  will appear at the  $z_0, z_1, z_2$ , and  $z_3$  outputs; if  $A = 1$ , the values of  $y_0, y_1, y_2$ , and  $y_3$  will appear at the outputs.







# Next Topic:

Realization(Implementation)  
Of Functions using Mux




# Digital Logic






fun implemented  
by this  
mux!




fun implemented  
by this  
mux !.

$$f = \bar{s}a + s_b$$




fun implemented  
by this  
mux !.

$$f(a, b, c) = ?$$




fun implemented  
by this  
mux1.


$$f(a, b, c) = \bar{c}a + c_b$$



fun implemented  
by this  
mux!




fun implemented  
by this  
mux!




fun implemented  
by this  
mux !.

$$\begin{aligned}f(a,b) &= \bar{s}a + s_b \\&= \bar{a}s + ab \\&= ab\end{aligned}$$




fun implemented  
by this  
mux !.

$$f(a, b) =$$




fun implemented  
by this  
mux1.

$$\begin{aligned}f(a, b) &= \overline{b} a + b_0 \\&= \overline{b} a \vee b_0\end{aligned}$$




fun implemented  
by this  
mux!

$$f_{(a,b)} = ?$$



fun implemented  
by this  
mux!





fun implemented  
by this  
mux !.

$$f(a) = ?$$




fun implemented  
by this  
mux !.






fun implemented  
by this  
mux!


$$f(a, b) = ?$$



fun implemented  
by this  
mux!

$$\begin{aligned}f(a, b) &= \bar{b}a + ba \\&= a \vee b\end{aligned}$$







$$f = \bar{a}bc + \underline{\underline{a\bar{b}\bar{c}}} + ab$$

$$= \bar{a}bc + a(b + \bar{c})$$

$$= \cancel{\bar{a}bc} + \underline{ab} + \underline{a\bar{c}}$$


$$= \cancel{ab} + \cancel{bc} + \cancel{a\bar{c}} = \underbrace{bc + a\bar{c}}$$








$$f = \bar{a}b + a \cdot 0$$

$$= \underline{\bar{a}b} \checkmark$$










$$\begin{aligned}f(a,b) &= \\&\overline{\overline{a}\overline{b}} 0 + \overline{\overline{a}b} 1 + \\&a\overline{b} 2 + ab\overline{b} 3 \\&= a \oplus b\end{aligned}$$



So far:







Q- Using 2 to 1 MUX implement the following 2-input gates: (a) OR (b) AND (c) NOR (d) NAND (e) XOR (f) XNOR (g) NOT.



Using 2x1 mux,  $f(a,b) = \overline{a+b}$





Using 2x1 mux ;  $f(a,b) = \underline{\underline{a+b}}$



Don't use New  
Variables for select  
lines.

$f(a,b,y)$






$$f = \underline{a} + \underline{b} = \underline{\underline{a}} + \underline{\underline{\bar{a}b}}$$

$$f = \underline{\bar{a}} \underline{I_0} + \underline{a} \underline{I_1}$$

$\downarrow$        $\downarrow$   
 $b$        $a$



$$f = a + b = \bar{a}b + a\bar{b} + ab$$


$\bar{a}b$        $a\bar{b}$        $ab$

C SOP of  $a+b$

$$f = \bar{a}I_0 + aI_1$$


$\downarrow$        $\downarrow$

b      I





$$f = a + b \quad \checkmark$$

No Extra Hardware



$$f = \bar{s} I_0 + s I_1$$
$$= a \bar{a} + \bar{a} b$$
$$= \bar{a} + \bar{a} b$$
$$= a + b$$






$$Z = \bar{x}y + x \cdot 1$$

$$= x + \cancel{\bar{x}y} = \underline{\underline{x+y}}$$

$$Z = \bar{x}y + x \cdot x$$

$$= x + \cancel{\bar{x}y} = \underline{\underline{x+y}}$$

AND :




$$f = \underline{a} \underline{b}$$


$$f = \overline{\underline{b}} \ I_o + \underline{b} \ I_1$$



(b) AND: Similar to the case of OR gate we can derive the circuit for AND gate as below:



or



$$Z = \bar{n}o + ny = ny$$

$$\begin{aligned}Z &= \bar{n}x + ny \\&= xy\end{aligned}$$



NOR : HW ; }

NAND : HW


ExOR : HW

ExNOR : HW

NOT : HW

GO  
CLASSES

$$f = \overline{a}; f(a) = \overline{a}$$




Not  
 $\overline{a}$   
good  
circuit

Newer Activated




$$f = \overline{a} ; f(a) = \underline{\overline{a}}$$




$$f = \overline{a}$$

A hand-drawn diagram illustrating a function  $f$ . The function is represented by two horizontal line segments. The first segment, starting at a point labeled  $l$  and ending at a point labeled  $o$ , represents the interval  $[l, o]$ . The second segment, starting at a point labeled  $o$  and ending at a point labeled  $a$ , represents the interval  $[o, a]$ . A vertical line segment connects the two horizontal segments at their midpoint, indicating a jump discontinuity or a specific point of interest between  $o$  and  $a$ .


(c) NOR




or



(d) NAND



or




CLASSES




# Digital Logic

(e) XOR




or




# CLASSES



(f) XNOR




or



CLASSES

(g) NOT.






Consensus Property (Emotional Property)  
Happy - Sad " "


$$\cancel{ab} + \cancel{\bar{a}c} + bc = \cancel{ab} + \cancel{\bar{a}c}$$


Pawri  
going on

Conspiracy against 'a'



- (a)  $PQ + P\bar{Q}S + \bar{Q}\bar{R}\bar{S}$
- (b)  $P\bar{Q} + PQR + \bar{P}\bar{Q}\bar{S}$
- (c)  $P\bar{Q}\bar{R} + \bar{P}QR + PQRS + \bar{Q}\bar{R}\bar{S}$
- (d)  $PQ\bar{R} + PQR\bar{S} - P\bar{Q}\bar{R}S + \bar{Q}\bar{R}\bar{S}$







- (A)  $X = A \bar{B} \bar{C} + \bar{A} B \bar{C} + \bar{A} \bar{B} C + A B C$
- (B)  $X = \bar{A} B C + A \bar{B} C + A B \bar{C} + \bar{A} \bar{B} \bar{C}$
- (C)  $X = AB + BC + AC$
- (D)  $X = \bar{A} \bar{B} + \bar{B} \bar{C} + \bar{A} \bar{C}$

(a) A logic function is given as  $F(A,B,C,D) = AD + BC + \overline{A+B+C}$ 

Show how to implement this function by a 4:1 MUX with (A, B) as control inputs (clearly label every input)




(b) Determine the output function  $G(A,B,C,D)$  when  $ABCD = 0001$  for the schematic given below:




## Question #7

- Implement the given logic function using an 4-to-1 multiplexer.


$$F(A, B, C) = B.C' + A'.C$$




(a)



(b)



(c)




(d)

- (e) None of the above.



Q:



Expression of X?