



Sequential circuits

- * The digital circuits we have seen so far (gates, multiplexer, demultiplexer, encoders, decoders) are *combinatorial* in nature, i.e., the output(s) depends only on the *present* values of the inputs and *not* on their past values.
- * In *sequential* circuits, the “state” of the circuit is crucial in determining the output values. For a given input combination, a sequential circuit may produce different output values, depending on its previous state.
- * In other words, a sequential circuit has a *memory* (of its past state) whereas a combinatorial circuit has no memory.
- * Sequential circuits (together with combinatorial circuits) make it possible to build several useful applications, such as counters, registers, arithmetic/logic unit (ALU), all the way to microprocessors.




Sequential CKT

- { state
- State table
- State Diagram
- Next State Equation
- Output Equation



Some Terminologies :

Output of flipflop : the Q output of the flipflop.



state of this ff =
output of this ff ;
 $Q = 1$

This ff has stored "1".

for a flipflop :

output of this ff = Q = bit

stored in this ff = state of
this ff.



Some Terminologies :

Circuits with Flip-Flop = Sequential Circuit

State of a flip flop : the bit stored in it = flip flop output

State of a sequential circuit : flip-flop output combination

State of a register : the register content = flip-flop output combination

NOTE : In a flipflop (Or register) etc, the stored data is available on output of flipflop (Or register) and the output of flipflop(Or register) is the data stored in the flipflop(Or register)







Combinational CKT

output = $f(\text{current input})$

Sequential CKT :


next output = $f(\text{current input, current state})$





 $A = 0$  $B = 0$  $C = 1$ Clock

Current State

of this PIPD Register = 001







When a 0 is on *D*, *Q* becomes a 0 at the triggering edge of *CLK* or remains a 0 if already in the RESET state.



Figure 8–1 illustrates the concept of storing a 1 or a 0 in a D flip-flop. A 1 is applied to the data input as shown, and a clock pulse is applied that stores the 1 by setting the flip-flop. A similar procedure applies to the storage of a 0 by resetting the flip-flop, as also illustrated in Figure 8–1.






FIGURE 8–1 The flip-flop as a storage element.



Shift Register Simulation

SISO
right
shift
register





register Content = flip flop output

Combination = State of the register



=

1	0	0	0
---	---	---	---





Shift Register Simulation

0 1 0 0





Shift Register Simulation





Some Terminologies :

Present state: before clock

Next state: after clock

GO
CLASSES



Some Terminologies :

If all flip flops are positive edge triggered flipflops then :

Present state: before clock rising edge

Next state: after clock rising edge



Some Terminologies :

If all flip flops are negative edge triggered flipflops then :


Present state: before clock falling edge

Next state: after clock falling edge



Sequential Ckt = Ckt with flipflops

Output combination of
these ffs is called
State of the seq. ckt.



7.9.7 State Diagram

A *state diagram* is a graph that shows the flip-flop's operations in terms of how it transitions from one state to another. The nodes are labeled with the states and the directed arcs are labeled with the input signals that cause the transition to go from one state to the next. Figure 21 shows the state diagram for the SR flip-flop. For example, to go from state $Q = 0$ to the state $Q = 1$, the two inputs S and R have to be 1 and 0 respectively. Similarly, if the current state is $Q = 0$ and we want to remain in that state, then SR need to be 00 or 01.





Figure 21. State diagram for the SR flip-flop.


S R - ff :

Q_{n+1} = next state = next output = next Q value = present state = present output = present Q value

S	R	Q _n	Q
0	0	0	0
0	1	0	0
1	0	0	1
1	1	forbidden	


State table





SR-ff
State
Diagram

two states:





SR-ff state table :

S	R	Q _n
Q	Q	Q
0	0	Q
0	1	0
1	0	1
1	1	forbidden

Next State Equation

$$Q_n = f(Q, S, R)$$


\begin{array}{c}
 \text{Next} \\
 \text{State} \\
 \text{Present} \\
 \text{State} \\
 \text{Inputs}
 \end{array}

$$Q_n = \overline{S}\overline{R}Q + \overline{S}R\overline{Q}$$

$$+ S\overline{R}, = \overline{S}\overline{R}Q + S\overline{R}$$



SR-FF State Diagram :




S
10
00

$$Q_n = f(Q, S, R)$$

$$Q_n = \bar{Q} S \bar{R} + Q \bar{S} \bar{R} + Q S \bar{R}$$

$$Q_n = \underline{\bar{Q} S \bar{R}} + Q \bar{S} \bar{R} + \underline{Q S \bar{R}}$$

$$Q_n = S \bar{R} + Q \bar{S} \bar{R} \quad \checkmark$$




Name /
Symbol

Characteristic
(Truth) Table


State Diagram /
Characteristic Equations

Excitation Table

SR




S	R	Q	Q _{next}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	×
1	1	1	×




$$\begin{aligned} Q_{next} &= S + R'Q \\ SR &= 0 \end{aligned}$$

Q	Q _{next}	S	R
0	0	0	×
0	1	1	0
1	0	0	1
1	1	×	0



<i>J</i>	<i>K</i>	<i>Q</i>	<i>Q_{next}</i>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



$$\begin{aligned}
 Q_{\text{next}} &= J'K'Q + JK' + JKQ' \\
 &= J'K'Q + JK'Q + JK'Q' + JKQ' \\
 &= K'Q(J'+J) + JQ'(K'+K) \\
 &= K'Q + JQ'
 \end{aligned}$$

<i>Q</i>	<i>Q_{next}</i>	<i>J</i>	<i>K</i>
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0



JK ff :

J	K	Q _n	Q̄ _n
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

State table


$$Q_n = f(Q, J, K)$$

$Q_n = f(\text{present state, input})$

$$Q_n = \bar{J} \bar{K} Q + \bar{J} K \overset{0}{\cancel{Q}} + J \bar{K} \cdot 1 + J K \bar{Q}$$



State Diagram:




Next state
Equation:


$$\begin{aligned} Q_n &= \bar{Q} J_K + \\ &\bar{Q} J_{\bar{K}} + Q \bar{J}_K + \\ &+ Q \bar{J}_{\bar{K}} \end{aligned}$$

Using K-map, we can get minimized equation for Next state Q_n BUT

We have seen another way to write next state equation.





<u>D</u>	<u>D</u>	<u>Q</u>	<u>Q_{next}</u>
0	x	0	0
1	x	1	1



<u>Q</u>	<u>Q_{next}</u>	<u>D</u>
0	0	0
0	1	1
1	0	0
1	1	1



D-ff (Data ff)



State table


$$Q_n = D$$

Whatever Data you want to store, Just apply that Data on input.


State Diagram:

Q = Present state


Q_n = Next state



$$\checkmark Q_n = \bar{Q}D + QD = D$$



T	Q	<u>Q_{next}</u>
0	0	0
0	1	1
1	0	1
1	1	0



$$Q_{next} = TQ' + T'Q = T \oplus Q$$

Q	<u>Q_{next}</u>	T
0	0	0
0	1	1
1	0	1
1	1	0



T-ff (Toggle ff)


T	Q _n
0	Q
1	\bar{Q}

$$Q_n = \bar{T}Q + T\bar{Q}$$
$$+ \oplus Q$$

State Table



State Diagram:



$$Q_n = \bar{Q}T + Q\bar{T} = Q \oplus T$$

1 flip-flop => 2 states (each state is of 1 bit)

($00, 01, 10, 11$)


2 flip-flops => 4 states (each state is of 2 bit)

($000, 001, 010, 011, 100, 101, 110, 111$)


3 flip-flops => 8 states (each state is of 3 bit)

($000, 001, 010, 011, 100, 101, 110, 111$)

4 flip-flops => 16 states (each state is of 4 bit)

Sequential circuit with *D* flip-flop

(a) Circuit diagram

Sequential circuit with D flip-flop

(a) Circuit diagram



$$D = x \oplus y \oplus A$$

State Table:

x	y	An
0	0	A
0	1	\bar{A}
1	0	\bar{A}
1	1	A

$$A_n = f(A, x, y)$$

next state present state present state

$$A_n = D$$

$$(0 \oplus A) = A \quad 1 \oplus A = \bar{A}$$



$$D = x \oplus y \oplus A$$

State Table:

x	y	An
0	0	A
0	1	\bar{A}
1	0	\bar{A}
1	1	A

$$A_n = f(A, x, y)$$


next state present state present state

$$A_n = \overline{x} \overline{y} A + \overline{x} y \overline{A} + x \overline{y} \overline{A} + x y A$$



To get minimized equation of A_n :

use k-map method




$$A_n = f(A, x, y)$$

K-map for
 A_n

$$A_n = \bar{x}\bar{y}A + \bar{x}y\bar{A} + x\bar{y}\bar{A} + xyA$$



State Diagram:




next state
Equation??



$$A_n = \overline{A} \times \overline{Y} + \overline{A} \times \overline{Y} + A \times Y + A \times \overline{Y}$$

A ↓
next state

The equation is a sum of four terms: $\overline{A} \times \overline{Y}$, $\overline{A} \times \overline{Y}$, $A \times Y$, and $A \times \overline{Y}$. The first two terms are grouped by a pink bracket, and the last two are grouped by another pink bracket.

Sequential circuit with *D* flip-flop

(a) Circuit diagram




Present state	Inputs	Next state
---------------	--------	------------

A	x	y	A
---	---	---	---

0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(b) State table






Digital Logic

Derive the state table and state diagram of the sequential circuit of the Figure below.

What is the function of the circuit? Next State Equation ??





Digital Logic

Derive the state table and state diagram of the sequential circuit of the Figure below.

What is the function of the circuit?

Next State Equation ??


4 States
possible :

A B
 $(0,0)$

 $(0,1)$

 $(1,0)$

 $(1,1)$





State Table: Next state in sequential circuit = $f(\text{Present state}, \text{External inputs})$

So

Next state = $f(\text{Present state})$

no In prev. step external inputs
external inputs



because we have two flipflops, so

State of the seq. ckt has two bits (A, B).

So

next state of seq. ckt $(A_n, B_n) = f(A, B)$ Present state of seq. ckt.

State table :

A	B	A_n	B_n	T_1	T_0
0	0	0	1	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	1	0	0	1	0

$$\left. \begin{array}{l} T_1 = A + B \\ T_0 = \bar{A} + B \end{array} \right\}$$



State table :

A	B	\bar{A}_n	\bar{B}_n
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0	0

$$\checkmark A_n = \bar{A} B$$


$$\checkmark B_n = \bar{A} \bar{B}$$

$$(A_n, B_n) = f_{(A, B)}$$

$$(A_n, B_n) = (\bar{A}B, \bar{A}\bar{B})$$




T - FF



GO CLASSES


State Diagram:

$$f_0 = \overline{A} \overline{B}$$





State Diagram:





Next State Equation:

(A_n, B_n)

$= f$

(A, B)

next state
of the
given seq.
ckt

Present
state of
the given seq ckt




$$A_n = f(A, B) \quad ; \quad B_n = f(A, B)$$



Next Topic:

fsm → finite state machine



mealy

moore



- Combinational and Sequential Circuits
 - In a combinational circuit, the outputs depend only on the applied input values and not on the past history.
 - In a sequential circuit, the outputs depend not only on the applied input values but also on the internal state.
 - The internal states also change with time.
 - The number of states is finite, and hence a sequential circuit is also referred to as a Finite State Machine (FSM).
 - Most of the practical circuits are sequential in nature.



How are the States Stored and Changed in Sequential Circuits ?

- In a sequential circuit, we need some mechanism to store the internal states.
 - We use flip-flops or latches to store the internal states.
 - If we use k flip-flops, there can be a maximum of 2^k internal states. So, number of states possible for a sequential circuit is finite, hence, sequential circuit is also referred to as a Finite State Machine (FSM).

- Depending upon the way the states change, sequential circuits can be categorized into two types:
 - a) **Synchronous**: The states change in synchronism with a clock pulse.
 - b) **Asynchronous**: There is no clock pulse for synchronism; all state changes occur depending on the delays of the circuit elements (e.g. gates).




Synchronous vs. Asynchronous

- Synchronous circuits have sequential elements whose outputs change at the same time.
- Asynchronous circuits have sequential elements whose outputs change at different times.
- Disadvantages of Asynchronous Circuits
 - Difficult to analyze operations
 - Intermediate states that are not part of the desired design may be generated




Digital Logic

Asynchronous



Synchronous







Types of Sequential Circuits

In Asynchronous sequential circuits the output of the logic circuit can change state at any time, as soon as any input changes its state whereas in the case of synchronous systems a signal namely clock signal is used to determine/control the exact time at which any output can change its state. These are also called as clocked sequential circuits.

Asynchronous



Synchronous





Finite State Machine (FSM) (synchronous sequential machine)



In a sequential circuit, We use flip-flops to store the internal states.

– If we use k flip-flops, there can be a maximum of 2^k internal states. So, number of states possible for a sequential circuit is finite, hence, sequential circuit is also referred to as a Finite State Machine (FSM).

FSM

+ Language Acceptors (Automata) - DFA, NFA

+ Transducers

Compute function

+ Seq CKT
Mealy m/c
Moore m/c

In To C

In, Disj, Topi




Finite State Machine (FSM) (synchronous sequential machine) :

- A FSM can be represented either in the form of a state table or in the form of a state transition diagram.

Finite State Machine (FSM):

- A FSM can be represented either in the form of a state table or in the form of a state transition diagram.
- Example: *Specification of Problem :*
 - A circuit to detect 3 or more 1's in a serial bit stream.
 - The bits are applied serially in synchronism with a clock.
 - The output will become 1 whenever it detects 3 or more consecutive 1's in the stream, else 0.

In every clock, one input is Applied.



state table ✓

or

State Diagram

FSM

ω


seq. CK+ or
mealy m/c or
moore m/c


$f(\omega)$




Detect 3 or more
consecutive 1s.

$w =$





State Diagram of fsm (seq. ck) that we need to Design.



State Diagram of fsm (seq. ck+) that we need to Design.

from state diagram, next state input
equation :

$$(Q_{in}, Q_{on}) = f(x, Q_1, Q_o)$$

$$Q_{in} = \bar{Q}_1 Q_o x + Q_1 \bar{Q}_o x + Q_1 Q_o x$$

$$Q_{in} = x(Q_o + Q_1)$$


$$Q_{Dn} = \bar{Q}_1 \bar{Q}_0 n + Q_1 \bar{Q}_0 n + Q_1 Q_0 n$$

$$Q_{On} = \bar{Q}_1 \bar{Q}_0 n + Q_1 n$$

$$= n(Q_1 + \bar{Q}_1 \bar{Q}_0)$$

$$Q_{On} = n(Q_1 + \bar{Q}_0)$$

$$\left. \begin{array}{l} a + \bar{a}b \\ = a + b \end{array} \right\}$$



State Diagram of fsm (seq. ck+) that we need to Design.

from state Diagram;

Next output equation = $Z = f(x, Q_1, Q_0)$ ^{input}

$$Z = Q_1 \bar{Q}_0 x + Q_1 Q_0 x \quad \checkmark$$


variable \rightarrow output equation


Output equation:

$$Z = Q_1 \chi \checkmark$$

$$Q_{\text{on}} = \chi(Q_1 + \overline{Q}_0) \checkmark$$

$$Q_{\text{in}} = \chi(Q_0 + Q_1) \checkmark$$






so we need 4 states


↓
CLASSES

2 ffs needed



seq ckt:





Next output equation $Z \checkmark$


" State " Q_{in}, Q_{on} }


Output equation:

$$Z = Q_1 \chi$$

$$Q_{0n} = \chi(Q_i + \bar{Q}_o) = D_o$$

$$Q_{1n} = \chi(Q_o + Q_1) = D_i$$








Finite State Machine (FSM):

- A FSM can be represented either in the form of a state table or in the form of a state transition diagram.
- Example:
 - A circuit to detect 3 or more 1's in a serial bit stream.
 - The bits are applied serially in synchronism with a clock.
 - The output will become 1 whenever it detects 3 or more consecutive 1's in the stream, else 0.

State Table

Reset	PS	Input	NS	Output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	1
0	D	0	A	0
0	D	1	D	1

State Transition Diagram

Normal operation of CKT



finite State machine (Fsm)

TOC -

DFA, NFA, PDA, TM
 X, X

Digital topic : sequential ck +, mealy mk
moore mk,



FSM:

Anything that has
finite number of states

AND No Additional
Memory.



Sequential CKT : CKT with flipflops

finite number of flipflops

2 ff's

4 possible states of seq. CKT

00
01
10
11



seq. CKT

K FFs →

2^k states

finite no. of states possible for the seq. CKT


so

a seq. CKT is also a finite state machine.




Q :

What is the difference between finite automata and finite state machines?



Automata → a m/c which
Recognizes languages.





Mealy m/c or Moore m/c or seq. ckt:

finite state

Transducers

Compute functions

ω





Transducer M which compute is complement of a binary string :

$\omega =$

10010





Q :

What is the difference between finite automata and finite state machines?

FSM is a broad term that includes DFA, NFA, Mealy and Moore machines, (finite-state) transducers etc; simply everything with a finite state space and without auxiliary memory.



Q : What is the difference between finite automata and finite state machines?

FSM is a broad term that includes DFA, NFA, Mealy and Moore machines, (finite-state) transducers etc; simply everything with a finite state space and without auxiliary memory.

Finite accepters play a central role in the study of formal languages, but in other areas, such as digital design, transducers are more important.



Finite State Machine (FSM) (synchronous sequential machine) (FINITE-STATE TRANSDUCERS)(FST)




Finite State Machine (FSM):


- A FSM can be represented either in the form of a state table or in the form of a state transition diagram.
- Example:
 - A circuit to detect 3 or more 1's in a serial bit stream.
 - The bits are applied serially in synchronism with a clock.
 - The output will become 1 whenever it detects 3 or more consecutive 1's in the stream, else 0.

State Table

Reset	PS	Input	NS	Output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	1
0	D	0	A	0
0	D	1	D	1

State Transition Diagram








A GENERAL FRAMEWORK

Finite-state transducers (fst's) have many things in common with finite accepters. An fst has a finite set Q of internal states and operates in a discrete time frame with transitions from one state to another made in the interval between two instances t_n and t_{n+1} . An fst is associated with a read-once-only input file that contains a string from an **input alphabet** Σ , and an output mechanism that produces a string from an **output alphabet** Γ in response to a given input. It will be assumed that in each time step one input symbol is used, while one output symbol is produced (we also say printed).





(Transducer) FSM

FSM($Q, Q_0, \Sigma, \delta, \omega$)

Deterministic

input

Alphabet

state transition
function

δ, ω

output
function

Alphabet

Automata
(DFA, NFA)


Theoretical Concepts



$(Q, q_0, \Sigma, \delta, F)$


Transducers

FSM { mealy m/c
moore m/c
seq. ck +
function



*State Table*

Reset	PS	Input	NS	Output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	1
0	D	0	A	0
0	D	1	D	1

*input**State Transition Diagram**output*



finite Automata

+ DFA
+ NFA

GO
CLASSES



Since an fst just translates certain strings into other strings, we can look at the fst as an implementation of a function. If M is an fst, we will let F_M denote the function represented by M , so

$$F_M : D \rightarrow R,$$

where D is a subset of Σ^* and R is a subset of Γ^* . For most of the discussion we assume that $D = \Sigma^*$.

Interpreting an fst as a function implies that it is deterministic, that is, the output is uniquely determined by the input. Nondeterminism is an important issue in language theory, but plays no significant role in the study of finite-state transducers.



“Power” of a Machine

Power of a DFA, NFA, DPDA, NPDA/CFG:

Set of **languages** it can recognize/produce.

Power of a Moore Machine:

Set of **functions** it can perform.

Language	Function
Set of strings	Set of <i><string, string></i> (input/output) pairs



FSM ($Q, q_0, \Sigma, \delta, \gamma, \omega$)

Deterministic

Transducer

↓
+—————
mealy m/c
+—————
moore m/c
↓

two types
of fsm

finite
state

(Trans
m/c
Transducer
Definition)



- We will study two machines created by G.H Mealy (1955) and by E.F Moore (1956).
- Initially both models were intended for sequential circuit design.

Mealy and Moore FSM Types

- A deterministic FSM can be mathematically defined as a 5-tuple

$$M = (\Sigma, \Gamma, S, s_0, \delta, \lambda)$$

where Σ is the set of input combinations, Γ is the set of output combinations, S is a finite set of states, $s_0 \in S$ is the initial state, δ is the state-transition function, and λ is the output function.

- Here, $\delta : S \times \Sigma \rightarrow S$
 - Present state (PS) and present input determines the next state (NS).
- For Mealy machine, $\lambda : S \times \Sigma \rightarrow \Gamma$ (output depends on state + inputs)
- For Moore machine, $\lambda : S \rightarrow \Gamma$ (output depends only on the state)



$\text{fsm}(Q, Q_0, \Sigma, \Gamma, \delta, \omega)$

mealy m/c

output = $f(\text{present state}, \text{input})$

$\omega: \underbrace{Q \times \Sigma}_{\text{ }} \rightarrow \Gamma$

moore m/c

output = $f(\text{present state})$

$\omega: Q \rightarrow \Gamma$



fsm ($Q, q_0, \Sigma, \tau, \delta, \omega$)

$\delta : Q \times \Sigma \rightarrow Q$

\downarrow


State Transition function


same for mealy, moore m/c



Mealy State Machines:

- Outputs determined by the current state **and** the current inputs.
 - Outputs are *conditional* (directly dependent on input signals)







Is it
mealy m/c
or
moore m/c?

mealy
mlc

$$\text{output} = f(Q, \Sigma)$$




mealy m/c $(Q, q_0, \Sigma, \Gamma, \delta, \omega)$

$Q = \{q_0, q_1, q_2\}$

q_0

$\Sigma = \{0, 1\}$

$\Gamma = \{0, 1\}$





$\omega \rightarrow$ output function

In mealy m/c $\omega = f(Q, \Sigma)$

$\omega: Q \times \Sigma \rightarrow \Gamma$

$(q_0, 0) \rightarrow 0$	$ $	$(q_2, 1) \rightarrow 0$
$(q_1, 1) \rightarrow 1$	$ $	$- - -$







A Transducer → Computes
functions

Moore State Machines:

- Outputs determined **solely** by the current state
 - Outputs are *unconditional* (not directly dependent on input signals)



GENERIC MOORE STATE MACHINE






$$\omega = \underline{01100}$$

moore m/c

$$f(\omega) = \underline{001010}$$





Note: without reading anything from input string, in moore m/k,
should we produce output?



Note: without reading anything from input string, in moore mk,
Should we produce output?

Ans: Depends on the Author.



Some Authors




They print
this pre-output

Some Authors



They don't
print/produce
Pre-output.





$w = 00101$ = input string

Output = 

$w = 00101 \rightarrow$ [maly mlc] $f(w) =$




Finite State Machine (FSM)(FST):

There are several types of fst's that have been extensively studied. The main difference between them is on how the output is produced.

1. MEALY MACHINES
2. MOORE MACHINES



1. MEALY MACHINES :

A Mealy Machine is a state machine where the output is a function of the present state and the current input.

In a Mealy machine, the output produced by each transition depends on the internal state prior to the transition and the input symbol used in the transition, so we can think of the output produced during the transition.



A Mealy machine is defined by the sextuple

$$M = (Q, \Sigma, \Gamma, \delta, \theta, q_0),$$

where

Q is a finite set of internal states,

Σ is the input alphabet,

Γ is the output alphabet,

$\delta : Q \times \Sigma \rightarrow Q$ is the transition function,

$\theta : Q \times \Sigma \rightarrow \Gamma$ is the output function,

$q_0 \in Q$ is the initial state of M .



The machine starts in state q_0 at which time all input is available for processing. If at time t_n the Mealy machine is in state q_i , the current input symbol is a , and $\delta(q_i, a) = q_j$, $\theta(q_i, a) = b$, the machine will enter state q_j and produce output b . It is assumed the entire process is terminated when the end of the input is reached. Note that there are no final states associated with a transducer.

Transition graphs are as useful here as they are for finite accepters. In fact, the only difference is that now the transition edges are labeled with a/b , where a is the current input symbol and b is the output produced by the transition.



Mealy machine

A Mealy machine consists of the following

1. A finite set of states q_0, q_1, q_2, \dots where q_0 is the initial state.
2. An alphabet of letters $\Sigma = \{a,b,c,\dots\}$ from which the input strings are formed.
3. An alphabet $\Gamma = \{x,y,z,\dots\}$ of output characters from which output strings are generated
4. A pictorial representation with states and directed edges labeled by an input letter along with an output character. The directed edges also show how to go from one state to another corresponding to every possible input letter

The fst with $Q = \{q_0, q_1\}$, $\Sigma = \{0, 1\}$, $\Gamma = \{a, b, c\}$, initial state q_0 , and


$$\delta(q_0, 0) = q_1, \quad \delta(q_0, 1) = q_0,$$

$$\delta(q_1, 0) = q_0, \quad \delta(q_1, 1) = q_1,$$

$$\theta(q_0, 0) = a, \quad \theta(q_0, 1) = c,$$

$$\theta(q_1, 0) = b, \quad \theta(q_1, 1) = a$$

is represented by the graph in Figure A.1. This Mealy machine prints out caab when given the input string 1010.



$\omega = 1010 =$ input + string
 $f(\omega) =$ c a a b



Note

- It is to be noted that since, similar to Moore machine, in Mealy machine no state is designated to be a final state, so there is no question of accepting any language by Mealy machine.






Digital Logic Example

- Consider the Mealy machine shown aside, having the states q_0, q_1, q_2, q_3 , where q_0 is the start state and

$$\Sigma = \{a, b\},$$

$$\Gamma = \{0, 1\}$$

~~Output function~~
 $(q_1, b) \rightarrow 1$
 $(q_3, q) \rightarrow 1$





Example Cont....

- Running the string **abbabbba** over the above machine, the corresponding output string will be **01111010**, which can be determined by the following table as well

Input		a	b	b	a	b	b	b	a
States	q_0	q_1	q_2	q_3	q_3	q_0	q_3	q_0	q_1
output		0	1	1	1	1	0	1	0




Example

What Does this Mealy m/c Do ?

- Consider the Mealy machine shown aside, having the states q_0, q_1, q_2 , where q_0 is the start state and

$$\Sigma = \{a, b\},$$

$$\Gamma = \{0, 1\}$$



input = ababbbaa
output = 00001101

Analysis:-

b b a a b a a
| | | | | | | |
o o o o o o o |




Example

- Consider the Mealy machine shown aside, having the states q_0, q_1, q_2 , where q_0 is the start state and

$$\Sigma = \{a, b\},$$

$$\Gamma = \{0, 1\}$$





Example Cont.....

- It is observed that in the above Mealy machine, if in the output string the nth character is 1, it shows that the nth letter in the input string is the second in the pair of double letter.

0000100010
\\\\\\\\\\\\\\\\\\\\\\\\


- For **babaababba** as input string the machine will print 0000100010.

Example

- Consider the Mealy machine shown aside, having the states q_0 , where q_0 is the start state and

$$\Sigma = \{0, 1\},$$

$$\Gamma = \{0, 1\}$$





W = input =

0 | 0 0 |

output =

1 0 | | 0

is
complement




Example


- Consider the Mealy machine shown aside, having the states q_0 , where q_0 is the start state and

$$\Sigma = \{0, 1\},$$

$$\Gamma = \{0, 1\}$$



- If 0011010 is run on this machine then the corresponding output string will be 1100101.
- This machine is called **Complementing machine.**



$f(\omega)$ = 1's comp of ω .



2. MOORE MACHINES :


Moore machines differ from Mealy machines in the way output is produced. In a Moore machine **every state is associated with an element of the output alphabet.** Whenever the state is entered, this output symbol is **printed.** The output is produced only when a transition occurs; thus, the symbol associated with the initial state is not printed at the start, but may be produced if this state is entered at a later stage.



2. MOORE MACHINES :

NOTE that :

The output is produced only when a transition occurs; thus, the symbol associated with the initial state is not printed at the start, but may be produced if this state is entered at a later stage.



input = 10001101

output = ?

Print Pre-output

Some Authors

input =

$\begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 0 \end{bmatrix}$

q_0

$d/p = \begin{bmatrix} 0 & 1 & 1 & 1 & 0 & 1 & 0 \end{bmatrix}$

Pre-output of
Moore MLC

Some Authors → Don't
Print Preoutput

$\begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 0 \end{bmatrix}$

$\begin{bmatrix} 1 & 1 & 1 & 1 & 0 & 1 & 0 \end{bmatrix}$

A Moore machine is defined by the sextuple

$$M = (Q, \Sigma, \Gamma, \delta, \theta, q_0),$$

where

Q is a finite set of internal states,

Σ is the input alphabet,

Γ is the output alphabet,

$\delta : Q \times \Sigma \rightarrow Q$ is the transition function,

$\theta : Q \rightarrow \Gamma$ is the output function,

$q_0 \in Q$ is the initial state.

The machine starts in state q_0 , at which time all input is available for processing. If at time t_n the Moore machine is in state q_i , the current input symbol is a , and $\delta(q_i, a) = q_j$, $\theta(q_j) = b$, the machine will enter state q_j and produce output b .



In the transition graph of a Moore machine, each vertex now has two labels: the state name and the output symbols associated with the state.



Moore machine Definition


A Moore machine consists of the following

1. A finite set of states q_0, q_1, q_2, \dots where q_0 is the initial state.
2. An alphabet of letters $\Sigma = \{a, b, c, \dots\}$ from which the input strings are formed.
3. An alphabet $\Gamma = \{x, y, z, \dots\}$ of output characters from which output strings are generated.




Moore machine continued ...

4. A transition table that shows for each state and each input letter what state is entered the next.
5. No final state, so no question of acceptance of input strings.



Example: Divide an Input in to half

$$\text{input} = \textcircled{100}_4 \rightarrow \text{output} = \textcircled{010}_2$$



$$\text{input} = \textcircled{101}_5$$

$$\text{output} = \textcircled{010}_2$$

$$\frac{2}{2} = 1$$

$$\begin{aligned} 10 &= 2 \\ \rightarrow & \\ 01 &= 1 \end{aligned}$$

$$\begin{array}{r} 0001 \\ \hline 01000 \end{array} \rightarrow \frac{1}{2}$$



Constructing the incrementing machine

- In the previous example of complementing machine, it has been observed that the input string and the corresponding output string are 1's complement of each other.
- There is a question whether the Mealy machine can be constructed, so that the output string is increased, in magnitude, by 1 than the corresponding input string?



Constructing the incrementing machine

- In the previous example of complementing machine, it has been observed that the input string and the corresponding output string are 1's complement of each other.
- There is a question whether the Mealy machine can be constructed, so that the output string is increased, in magnitude, by 1 than the corresponding input string?
- The answer is yes.



Input : \rightarrow binary string w

$$\text{Output} = |w| + 1$$

Ex:

input	output
100	101
1010	1011
101	110
111	1000



Observation:

LSB

$$\begin{array}{r}
 1000 \\
 +1 \\
 \hline
 1001
 \end{array}$$

$$\begin{array}{r}
 1010 \\
 +1 \\
 \hline
 1011
 \end{array}$$

$$\begin{array}{r}
 101 \\
 +1 \\
 \hline
 110
 \end{array}$$

$$\begin{array}{r}
 1010 \\
 +1 \\
 \hline
 1100
 \end{array}$$


$$\begin{array}{r}
 111010 \\
 +1 \\
 \hline
 111011000
 \end{array}$$


Assume mealy m/c reads input from right to left.

input




GO
CLASSES







two states are enough :






Moore M/LC to implement a binary number by 1:

Assume Moore M/LC will read input from right to left.



1 0 1 0 1 1 1 0



Mod 4c m/c:



Modulo mLC:





- This machine is called the **incrementing** machine. Following is how to construct the incrementing machine. Before the incrementing machine is constructed, consider how 1 is added to a binary number.
- Since, if two numbers are added, the addition is performed from right to left, so while increasing the binary number by 1, the string (binary number) must be read by the corresponding Mealy machine from right to left, and hence the output string (binary number) will also be generated from right to left.
- Consider the following additions

■ a) 100101110

+ 1

100101111

■ b) 1001100111

+ 1

1001101000

It may be observed from the above that

- a) If the right most bit of binary number, to be incremented, is 0, the output binary number can be obtained by converting the right most bit to 1 and remaining bits unchanged.
- b) If the right most bit of binary number is 1 then the output can be obtained, converting that 1 along with all its concatenated 1's to 0's, then converting the next 0 to 1 and remaining bits unchanged.




Observation

- The observations (a) and (b) help to construct the following Incrementing (Mealy) machine.
- The Mealy machine, having the states q_0, q_1, q_2 where q_0 is the start state and

$$\Sigma = \{0, 1\},$$

$$\Gamma = \{0, 1\}$$

Incrementing (Mealy) machine





Observation

- It may be observed that, in the incrementing machine, if 0 is read at initial state q_0 , that 0 is converted to 1 and a no change state is entered where all 0's and all 1's remain unchanged.
- If 1 is read at initial state, that 1 is converted to 0 and the state q_2 is entered, where all 1's are converted to 0's and at that state if 0 is read that 0 is converted to 1 and the machine goes to no change state.
- If the strings 100101110 and 1001100111 are run over this machine, the corresponding output strings will be 100101111 and 1001101000 respectively.



Note

- It is to be noted that if the string 111111 is run over the incrementing machine, the machine will print out 000000, which is not increased in magnitude by 1. Such a situation is called an overflow situation, as the length of output string will be same as that of input string.
- It may also be noted that there exists another incrementing machine with two states.

Applications of Incrementing and Complementing machines

- 1's complementing and incrementing machines which are basically Mealy machines are very much helpful in computing.
- The incrementing machine helps in building a machine that can perform the addition of binary numbers.
- Using the complementing machine along with incrementing machine, one can build a machine that can perform the subtraction of binary numbers.



Example :

Design Moore , Mealy machine to decrement 1 from a given binary input.





$$\begin{array}{r} \textcircled{1} \\ - 1 0 0 0 \\ \hline \textcircled{1} 0 0 0 \end{array}$$

$$\begin{array}{r} \textcircled{0} \\ - 1 1 1 \\ \hline 1 0 1 \end{array}$$


$$\begin{array}{r} \textcircled{1} \\ - 1 0 0 1 \\ \hline 1 0 0 1 0 \end{array}$$

$$\begin{array}{r} \textcircled{0} \textcircled{1} \textcircled{0} \\ - 1 1 1 \\ \hline 1 1 1 0 1 \end{array}$$

$$\begin{array}{r} \textcircled{0} \textcircled{0} \textcircled{0} \\ - 1 \\ \hline 1 0 1 1 1 \end{array}$$


Assume mealy / moore m/c will read input string from right :

mealy:






Moore:





Moore:





Example 2 :

Design Moore , Mealy machine to generate 1's complement of a any given binary input.





Example 3 :

Design Moore , Mealy machine to generate 2's complement of a any given binary input, assuming the input string is read from right to left.





$$\omega = \overbrace{100}^{\leftarrow} \underbrace{10}_{\leftarrow}$$
$$f(\omega) = 01 \ 110$$


$$\omega = \overbrace{010}^{\leftarrow} \overbrace{1100}^{\leftarrow}$$
$$f(\omega) = 1010 \quad \boxed{100}$$



mealy m/c:

first 1
from right

$w = 101001000$




moore m/c :

$w = 10101100$

$\downarrow \downarrow \downarrow$
10 01 or

first 1
from RHS ↑



empty string




Example 4 :

Design Moore , Mealy machine that prints "a" whenever the sequence "01" is encountered in any input binary string, else prints bb.


Sequence Detection








mealy mk:



moore mlc:




5.5.4 Finite Automata: GATE CSE 1994 | Question: 3.3 top ↴<https://gateoverflow.in/2480>

State True or False with one line explanation

A FSM (Finite State Machine) can be designed to add two integers of any arbitrary length (arbitrary number of digits).



FSM: $\{ \text{DFA}, \text{NFA} \}$ language Acceptors (Automata)
 $\{ \text{Mealy M/c}, \text{Moore M/c} \} \rightarrow \text{Transducers} \rightarrow \text{Compute function}$
Seq. CKT




Edit. The two numbers are written in inverse binary notation and you may need to add an extra zero in the front. For instance, suppose you want to add 22 and 13. In binary notation, 22 is 10110 and 13 is 1101. In inverse binary notation, 22 is 01101 and 13 is 1011. Add 0 at the end of 01101 and 00 at the end of 1011 and then write the two numbers as follows

$$\begin{array}{ccccccc} 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 \end{array}$$

Starting from the initial state, you now have the following path


$$0 \xrightarrow{(0,1)|1} 0 \xrightarrow{(1,0)|1} 0 \xrightarrow{(1,1)|0} 1 \xrightarrow{(0,1)|0} 1 \xrightarrow{(1,0)|0} 1 \xrightarrow{(0,0)|1} 0$$

Giving the output 110001 which is 35 in reverse binary notation.

Fsm :



mealy m/c :



$$\begin{array}{r}
 A = 1 \ 1 \ 1 \ 1 \ 0 \\
 B = 0 \ 0 \ 1 \ 1 \ 1 \\
 \hline
 \boxed{1 \ 0 \ 0 \ 1 \ 0 \ 1}
 \end{array}$$

← carry

Actual

$$A + B$$

$$\begin{array}{r}
 n \text{ bit} \\
 + n \text{ bit} \\
 \hline
 \leq n+1 \text{ bits}
 \end{array}$$

$$\begin{array}{r}
 1 \ 1 \ 1 \\
 + 0 \ 0 \ 1 \ 1 \ 1 \\
 \hline
 \boxed{0 \ 0 \ 1 \ 0 \ 1}
 \end{array}$$

using previous mealy m/k

output = 00101

Solution:

input
for
Mealy
machine

$$\begin{array}{r} A : 11110 \\ B : \quad \quad \quad 111 \\ \hline \end{array}$$

↓

$$\left\{ \begin{array}{r} 01110 \\ 00111 \\ \hline 100101 \end{array} \right.$$



full Adder

C_{out}	C_{in}	a	b	sum	C_{out}
0	0	0	0	0	0
0	0	0	1	1	0
1	0	0	1	0	1
0	1	0	0	1	1
1	1	0	1	0	1
1	1	1	0	0	1
1	1	1	1	1	1



a	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half Adder
Add two bits

5.5.5 Finite Automata: GATE CSE 1995 | Question: 2.23 top ↺<https://gateoverflow.in/2636>

A finite state machine with the following state table has a single input x and a single output z .

present state	next state, z	
	$x=1$	$x=0$
A	D,0	B,0
B	B,1	C,1
C	B,0	D,1
D	B,1	C,0

If the initial state is unknown, then the shortest input sequence to reach the final state C is:

- A. 01
- B. 10
- C. 101
- D. 110

5.5.5 Finite Automata: GATE CSE 1995 | Question: 2.23 top ↗<https://gateoverflow.in/2636>

A finite state machine with the following state table has a single input x and a single output z .

present state	next state, z	
	$x=1$	$x=0$
A	D,0	B,0
B	B,1	C,1
C	B,0	D,1
D	B,1	C,0



mealy m/c

If the initial state is unknown, then the shortest input sequence to reach the final state C is:

- A. 01 X
- B. 10 X
- C. 101
- D. 110



State Diagram:






Note that the question is asking for "smallest Input string w " such that Regardless of the initial state (whichever is the initial state) we will surely go to C.

5.5.10 Finite Automata: GATE CSE 2002 | Question: 2.5 top ↗<https://gateoverflow.in/835>

The finite state machine described by the following state diagram with A as starting state, where an arc label is x/y and x stands for 1-bit input and y stands for 2-bit output




x/y
1-bit input 2-bit output

- A. outputs the sum of the present and the previous bits of the input
- B. outputs 01 whenever the input sequence contains 11
- C. outputs 00 whenever the input sequence contains 10
- D. none of the above

5.5.10 Finite Automata: GATE CSE 2002 | Question: 2.5 top ↗<https://gateoverflow.in/835>

The finite state machine described by the following state diagram with A as starting state, where an arc label is x/y and x stands for 1-bit input and y stands for 2-bit output



x/y
1-bit input 2-bit op
mealy m/c

- A. outputs the sum of the present and the previous bits of the input
- B. outputs 01 whenever the input sequence contains 11
- C. outputs 00 whenever the input sequence contains 10
- D. none of the above

output function : $(A, 0) \rightarrow 00 ; (C, 1) \rightarrow 10$



Input string:

 $AABCA\overbrace{B\ A}^{\text{binary string}}$

Output " "

 $000110\overbrace{01\ 0101}^{\text{binary string}}$

mealy Mc:

 $(Q, A, \Sigma, \Gamma, \delta, \omega)$
 $\mathcal{A} = \{A, B, C\}$
 $\Sigma = \{0, 1\}$
 $\Gamma = \{0, 1\}$

state
Transition
function

output
function



State Transition
function δ

$$(A, 0) \rightarrow A$$

$$(A, 1) \rightarrow B$$

$$(C, 1) \rightarrow C$$

$$(C, 0) \rightarrow A$$

output function
 ω


$$(A, 0) \rightarrow 00$$

$$(A, 1) \rightarrow 01$$

$$(C, 1) \rightarrow 10$$

5.5.10 Finite Automata: GATE CSE 2002 | Question: 2.5 [top](#)<https://gateoverflow.in/835>

The finite state machine described by the following state diagram with A as starting state, where an arc label is x/y and x stands for 1-bit input and y stands for 2-bit output



x/y
1-bit input 2-bit op

- A. outputs the sum of the present and the previous bits of the input
 B. outputs 01 whenever the input sequence contains 11
 C. outputs 00 whenever the input sequence contains 10
 D. none of the above


input:

1110
101001



I/P - 0 1 1 0 1 0


D/P - 0 0 0 1 1 0 0 1 0 1 0 1

I/P - 

D/P : 00, 01, 01, 01, 10, 10, 01, 00, 00, 01

5.5.16 Finite Automata: GATE CSE 2005 | Question: 63 top ↕<https://gateoverflow.in/1386>

The following diagram represents a finite state machine which takes as input a binary number from the least significant bit.




Which of the following is TRUE?

- A. It computes 1's complement of the input number
- B. It computes 2's complement of the input number
- C. It increments the input number
- D. it decrements the input number

5.5.16 Finite Automata: GATE CSE 2005 | Question: 63 [top ↴](#)<https://gateoverflow.in/1386>

The following diagram represents a finite state machine which takes as input a binary number from the least significant bit.



Hyp:
mealy m/c
 $\delta p: Q \times \Sigma \rightarrow T$



Which of the following is TRUE?

- A. It computes 1's complement of the input number
- B. It computes 2's complement of the input number
- C. It increments the input number
- D. it decrements the input number

Hyp:
1's Comp: 1 0 0 1 1 0 0
2's Comp: 1 0 0 1 0 1 1



FIP : $w = \underline{0101} \underline{1100}$

$2^{'s} \text{ Comp}(w) = \underline{101001000}$



Given the following state table of an FSM with two states A and B , one input and one output.

PRESENT STATE A	PRESENT STATE B	Input	Next State A	Next State B	Output
0	0	0	0	0	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	1	0	0
0	0	1	0	1	0
0	1	1	0	0	1
1	0	1	0	1	1
1	1	1	0	0	1

If the initial state is $A = 0, B = 0$ what is the minimum length of an input string which will take the machine to the state $A = 0, B = 1$ with $output = 1$.

- A. 3
- B. 4
- C. 5
- D. 6

5.5.20 Finite Automata: GATE CSE 2009 | Question: 27 top ↺<https://gateoverflow.in/1313>

Given the following state table of an FSM with two states A and B , one input and one output.

mealy m/c

PRESENT STATE A	PRESENT STATE B	Input	Next State A	Next State B	Output
0	0	0	0	0	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	1	0	0
0	0	1	0	1	0
0	1	1	0	0	1
1	0	1	0	1	1
1	1	1	0	0	1

If the initial state is $A = 0, B = 0$ what is the minimum length of an input string which will take the machine to the state $A = 0, B = 1$ with output = 1.


$$(00, 0) \rightarrow 1$$

$$(00, 1) \rightarrow 0$$

$$(Q, I|P) \rightarrow Q|P$$


mealy m/c

- A. 3
- B. 4
- C. 5
- D. 6



5.5.35 Finite Automata: GATE IT 2006 | Question: 37 [top](#)<https://gateoverflow.in/3576>

For a state machine with the following state diagram the expression for the next state S^+ in terms of the current state S and the input variables x and y is




$$S^+ = f(S, x, y)$$

next state equation.

- A. $S^+ = S' \cdot y' + S \cdot x$
- B. $S^+ = S \cdot x \cdot y' + S' \cdot y \cdot x'$
- C. $S^+ = x \cdot y'$
- D. $S^+ = S' \cdot y + S \cdot x'$

5.5.35 Finite Automata: GATE IT 2006 | Question: 37 [top](#)
<https://gateoverflow.in/3576>


For a state machine with the following state diagram the expression for the next state S^+ in terms of the current state S and the input variables x and y is



$$S^+ = f(S, x, y)$$

next state equation.
from state diagram;

- ✓ A. $S^+ = S' \cdot y' + S \cdot x$
 B. $S^+ = S \cdot x \cdot y' + S' \cdot y \cdot x'$
 C. $S^+ = x \cdot y'$
 D. $S^+ = S' \cdot y + S \cdot x'$

$$S^+ = \underbrace{Sx}_{\text{next state variable}} + \underbrace{\overline{S}y}_{\text{next state variable}}$$

next state variable



State Table: Don't Cares

s	x	y	s^+
0	X	1	0
0	X	0	1 ✓
1	0	X	0
1	1	X	1 ✓


$$s^+ = \bar{s} \bar{y} +$$

s_n



K-map: for s^+ :

$$s^+ = f(s, n, y)$$



$$\underline{s^+ = ns + \bar{y}\bar{s}}$$



Suppose we want to design a synchronous circuit that processes a string of 0's and 1's. Given a string, it produces another string by replacing the first 1 in any subsequence of consecutive 1's by a 0. Consider the following example.

Input sequence: 00100011000011100

Output sequence: 00000001000001100

A *Mealy Machine* is a state machine where both the next state and the output are functions of the present state and the current input.

The above mentioned circuit can be designed as a two-state Mealy machine. The states in the Mealy machine can be represented using Boolean values 0 and 1. We denote the current state, the next state, the next incoming bit, and the output bit of the Mealy machine by the variables s, t, b and y respectively.

Assume the initial state of the Mealy machine is 0.

What are the Boolean expressions corresponding to t and y in terms of s and b ?

- A. $t = s + b$
 $y = sb$
 $t = b$
- B. $y = sb$
 $t = b$
- C. $y = \bar{s}\bar{b}$
- D. $t = s + b$
 $y = \bar{s}\bar{b}$

Current state = s
next " = $t = s +$
 $I/P = b$ ✓
Op = y



Suppose we want to design a synchronous circuit that processes a string of 0's and 1's. Given a string, it produces another string by replacing the first 1 in any subsequence of consecutive 1's by a 0. Consider the following example.

Input sequence: 00100011000011100

Output sequence: 00000001000001100

A *Mealy Machine* is a state machine where both the next state and the output are functions of the present state and the current input.


The above mentioned circuit can be designed as a two-state Mealy machine. The states in the Mealy machine can be represented using Boolean values 0 and 1. We denote the current state, the next state, the next incoming bit, and the output bit of the Mealy machine by the variables s, t, b and y respectively.

Assume the initial state of the Mealy machine is 0.

What are the Boolean expressions corresponding to t and y in terms of s and b ?

- A. $t = s + b$
- B. $y = sb$
- C. $y = sb$
 $t = b$
 $y = \bar{s}\bar{b}$
- D. $t = s + b$
 $y = s\bar{b}$

Current state = s
next " = $t = s +$
 $I/P = b$ ✓
Op = y





$$\text{output} = f(\underline{\text{current state}}, \underline{\text{input}})$$

$$\underline{\text{next state}} = f(\underline{\text{current state}}, \underline{\text{input}})$$


$$\text{output } y = f(s, b) \quad | \quad t = s = f(s, b)$$

o/p variable

next state variable



mealy m/c:



$$\begin{aligned} t = s^+ &= \bar{s}_b + s_b \\ \text{next state variable} &= b \end{aligned}$$

$\boxed{Y = s_b}$

✓ output variable

Any variable (of P variable, next state variable either

from




equation of a variable

or state table
↓
equation of any variable



mealy Mc:






State Table:

s	b	$t = s^+$	y	next state variable $s^+ = b$	o/p variable $y = sb$
0	0	0	0	0	$t = s^+ = f(s, b)$
0	1	1	0	0	$y = f(s, b)$
1	0	0	1	1	
1	1	1	1	1	



Example 5 :

Design a simple sequence detector for the sequence 011. Include three outputs that indicate how many bits have been received in the correct sequence.
(For example, each output could be connected to an LED.)

STATES

A=00

B=01

C=11

D=10

MOORE SEQUENCE DETECTOR FOR 011





Example 6 :

Create a state diagram for a sequence detector that outputs a 1 when it detects the final bit in the serial data stream 1101. Assume overlapping is allowed.

Mealy Machine

Moore Machine





Peter Linz

EXAMPLE A.2

and moore

Construct a Mealy machine M that takes as input strings of 0's and 1's. Its output is to be a string of 0's until the first 1 occurs in the input, at which time it will switch to printing 1's. This continues until the next 1 is encountered in the input, when the output reverts to 0. The alternation continues every time a 1 is encountered. For example, $F_M(0010010) = 0011100$. This fst is a simple model for a flip-flop circuit. Figure A.2 shows a solution.



Flp:

0 0 0 1 0 0 1 0 0 1 0 0 1 0

Op:

0 0 1 1 0 1 0 0 0 1 1

Flp:


0 0 0 0 1 0 0 0 1 0 0 1 1 1 1 0 0 1 0

Op:

0 0 0 0 1 1 1 0 0 0 1 0 1 0 1 1 1 0 0




mealy machine





mealy machine






Output variable = $y = f(s, x)$

Current state Input bit

Next state $s' = f(s, x)$



$\checkmark \text{output} = \bar{S}n + S\bar{n}$

$$= S \oplus n$$

✓ State table:

s_n	r_n	s^{+}	y	
0	0	0	0	
0	1	1	1	
1	0	1	1	
1	1	0	0	


next state output

$s^{+} = s \oplus r_n$

$y = s \oplus r_n$



moore mlc





A Moore machine solution for the problem in Example A.2 is given in Figure A.3.




FIGURE A.3




FIGURE A.2