



Lecture 34 :

Sequential Circuits

Flipflops



**GO Test Series
is now**

GATE Overflow + GO Classes

2-IN-1 TEST SERIES

Most Awaited

**GO Test Series
is Here**

R E G I S T E R N O W

<http://tests.gatecse.in/>

100+ More than 100 Quality Tests.

15 Mock Tests.

FROM

14th April

+91 - 6302536274

+91 9499453136

etc



GATE 2023



Live + Recorded Lectures

Daily Home Work + Solution

Watch Any Time + Any Number of Times

Summary Lectures For Every Topic

Practice Sets From Standard Resources

Enroll Now

+91 - 6302536274

www.goclasses.in



linkedin.com/company/go-classes



instagram.com/goclasses_cs



Join **GO+GO Classes Combined Test Series** for **BEST** quality tests, matching GATE CSE Level:

Visit www.gateoverflow.in website to join Test Series.

1. **Quality Questions:** No Ambiguity in Questions, All Well-framed questions.
2. Correct, **Detailed Explanation**, Covering Variations of questions.
3. **Video Solutions.**



GO Test Series Available Now
Revision Course
GATE PYQs Video Solutions

SPECIAL

NEW BATCH
From
15th JUNE

EXPLORE OUR FREE COURSES
 Discrete Mathematics Complete Course
C-Programming Complete Course

 Best Mentorship and Support



Sachin Mittal
(CO-Founder GOCLASSES)
MTech IISc Bangalore
Ex Amazon scientist
GATE AIR 33

Deepak Poonia
(CO-Founder GOCLASSES)
MTech IISc Bangalore
GATE AIR 53; 67

Dr. Arjun Suresh
(Mentor)
Founder GATE Overflow
Ph.D. INRIA France
ME IISc Bangalore
Post-doc The Ohio State University

GATE CSE 2023

(LIVE + RECORDED COURSE)

NO PREREQUISITES
FROM BASICS, IN - DEPTH

Enroll Now

Recorded Lectures:
Watch Anytime. 
Any number of times. 

Quality Learning.

Weekly Quizzes.

Summary Lectures.

Daily Homeworks
& Solutions.

Interactive Classes
& Doubt Resolution.

ALL GATE PYQs
Video Solutions.

Doubts Resolution
by Faculties on Telegram.

Selection Oriented
Preparation.

Standard Resources
Practice Course.



NOTE :

Complete Discrete Mathematics & C-Programming Courses,

by GO Classes, are **FREE** for ALL learners.

Visit here to watch : <https://www.goclasses.in/s/store/>

SignUp/Login on Goclasses website for free and start learning.



Join GO Classes Resources, Notes, Content, information Telegram Channel:

Public Username: goclasses_cse

Join GO Classes **Doubt Discussion** Telegram Group :

Username: GATECSE_Goclasses

(Any doubt related to Goclasses Courses can also be asked here.)

Join GATEOverflow **Doubt Discussion** Telegram Group :

Username: gateoverflow_cse



Recap:

Sequential Circuits

Latches (SR Latch)


Sequential Logic

- The logic circuits discussed previously are known as *combinational*, in that the output depends only on the condition of the latest inputs
- However, we will now introduce a type of logic where the output depends not only on the latest inputs, but also on the condition of earlier inputs. These circuits are known as *sequential*, and implicitly they contain *memory* elements




Properties of Sequential Circuits

- ◆ So far we have seen Combinational Logic
 - ▶ the output(s) depends only on the current values of the input variables
- ◆ Here we will look at Sequential Logic circuits
 - ▶ the output(s) can depend on present and also past values of the input and the output variables



Combinational circuits:

- Consists only of logic gates
- The output are determined by the present value of input
- Circuit behavior specified by a set of Boolean functions, Truth-tables, K-maps
- We have learned techniques to analyze and synthesize such circuits
- Examples: Adder, Multiplexers, Encoders, Decoders, etc.



Sequential Circuits:

- Consists of **logic gates** and **storage elements**
- The output are determined by the present value of the **input** and the **state of the storage elements**
- In effect, the output may depend on past values of the input via the state of the storage elements



Motivation for Sequential Circuits :

So far, our circuits have been converting inputs to outputs without storing any data.

But To do more advanced things (e.g., to build computers), we need components that can store data.

Can we make a component that “remembers” using the components that we know already?

– Memory Element/Device



Can we make a component that can store a single bit using the components that we know already?

– **Memory Element/Device.**

Basic Single Bit Storage Devices:


1. **Cross Coupled Inverters**
2. **SR Latch (with Cross Couple NOR gates)**
3. **SR Latch with Cross Couple NAND gates**



A simple memory element with NOT Gates

Basic Single Bit Storage Devices:


1. Cross Coupled Inverters



A simple memory element with NOT Gates

Basic Single Bit Storage Devices:

1. Cross Coupled Inverters




The circuit will stay in this state indefinitely.

A simple memory element with NOT Gates

Basic Single Bit Storage Devices:

1. Cross Coupled Inverters



Storing 0
Output = 0
State = 0


} Same

The circuit will stay in this state indefinitely.


This circuit can be in two possible states

Basic Single Bit Storage Devices:

1. Cross Coupled Inverters




used to store a 1



used to store a 0

Building a NOT gate with a NAND gate



x	\bar{x}
0	1
1	0




x	x	f
0	0	1
1	1	0

impossible
combinations

Thus, the two truth tables are equal!



A simple memory element with NAND Gates



Building a NOT gate with a NOR gate



x	\bar{x}
0	1
1	0


x	x	f
0	0	1
1	1	0

impossible
combinations

Thus, the two truth tables are equal!




A simple memory element with NOR Gates



A simple memory element with NOR Gates

Basic Single Bit Storage Devices:



2. SR Latch with Cross Coupled NOR gates



Two Different Ways to Draw the Same Circuit

Basic Single Bit Storage Devices:



2. SR Latch with Cross Coupled NOR gates



Two Different Ways to Draw the Same Circuit

Basic Single Bit Storage Devices:

2. SR Latch with Cross Coupled NOR gates






What is a latch?







The Basic Latch




Two Different Ways to Draw the Same Circuit

Basic Single Bit Storage Devices:

2. SR Latch with Cross Coupled NOR gates



Behavior of the Basic Latch



S	R	$Q_a(t+1)$	$Q_b(t+1)$
0	0	$Q_a(t)$	$Q_b(t)$
0	1	0	1
1	0	1	0
1	1	0	0


Latch

Reset

Set

Undesirable

Circuit and Characteristic Table



(a) Circuit

S	R	Q_a	Q_b	
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	

(b) Characteristic table

Note that Q_a and Q_b are inverses of each other!

Oscillations and Undesirable States

- When S=1 and R=1 both outputs of the latch are equal to 0, i.e., $Q_a=0$ and $Q_b=0$.
- Thus, the two outputs are no longer complements of each other.
- This is undesirable as many of the circuits that we will build later with these latches rely on the assumption that the two outputs are always complements of each other.
- (This is obviously not the case for the basic latch, but we will patch it later to eliminate this problem).


Oscillations and Undesirable States

- An even bigger problem occurs when we transition from $S=R=1$ to $S=R=0$.
- When $S=R=1$ we have $Q_a=Q_b=0$. After the transition to $S=R=0$, however, we get $Q_a=Q_b=1$, which would immediately cause $Q_a=Q_b=0$, and so on.
- If the gate delays and the wire lengths are identical, then this oscillation will continue forever.
- In practice, the oscillation dies down and the output settles into either $Q_a=1$ and $Q_b=0$ or $Q_a=0$ and $Q_b=1$.
- The problem is that **we can't predict** which one of these two it will settle into.



SR Latch

The *SR* latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two inputs labeled *S* for set and *R* for reset. The *SR* latch constructed with two cross-coupled NOR gates is shown in Fig. 5.3. The latch has two useful states. When output $Q = 1$ and $Q' = 0$, the latch is said to be in the *set state*. When $Q = 0$ and $Q' = 1$, it is in the *reset state*. Outputs Q and Q' are normally the complement of each other. However, when both inputs are equal to 1 at the same time, a condition in which both outputs are equal to 0 (rather than be mutually complementary) occurs. If both inputs are then switched to 0 simultaneously, the device will enter an unpredictable or undefined state or a metastable state. Consequently, in practical applications, setting both inputs to 1 is forbidden.



S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

(b) Function table

Notes: (after $S = 1, R = 0$)
(after $S = 0, R = 1$)
(forbidden)

FIGURE 5.3**SR latch with NOR gates**



Next Topic:

SR Latch with Cross Coupled NAND Gates

$\overline{S} \ \overline{R}$ latch




S (set)



R (reset)

(a) Logic diagram



<i>S</i>	<i>R</i>	<i>Q</i>	<i>Q'</i>	
1	0	0	1	
1	1	0	1	(after <i>S</i> = 1, <i>R</i> = 0)
0	1	1	0	
1	1	1	0	(after <i>S</i> = 0, <i>R</i> = 1)
0	0	1	1	(forbidden)

(b) Function table

FIGURE 5.4

SR latch with NAND gates



In comparing the NAND with the NOR latch, note that the input signals for the NAND require the complement of those values used for the NOR latch. Because the NAND latch requires a 0 signal to change its state, it is sometimes referred to as an $S'R'$ latch. The primes (or, sometimes, bars over the letters) designate the fact that the inputs must be in their complement form to activate the circuit.





Oscillations and Undesirable States

- The basic latch with NAND gates also suffers from oscillation problems, similar to the basic latch implemented with NOR gates.



In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it will result in

- A. $Q = 0, Q' = 1$
- B. $Q = 1, Q' = 0$
- C. $Q = 1, Q' = 1$
- D. Indeterminate states

GATE CSE 2004 | Question: 18, ISRO2007-31

Which of the following input sequences for a cross-coupled $R - S$ flip-flop realized with two $NAND$ gates may lead to an oscillation?

- A. 11, 00
- B. 01, 10
- C. 10, 01
- D. 00, 11

GATE IT 2007 | Question: 7



In an SR latch made by cross-coupling two ~~NOT~~ gates, if both S and R inputs are set to ~~1~~, then it will result in

- A. $Q = 0, Q' = 0$
- B. $Q = 1, Q' = 0$
- C. $Q = 1, Q' = 1$
- D. Indeterminate states

Which of the following input sequences for a cross-coupled $R - S$ flip-flop realized with two $NAND$ gates may lead to an oscillation?

- A. 11, 00
- B. 01, 10
- C. 10, 01
- D. 00, 11

GATE IT 2007 | Question: 7



In an SR latch made by cross-coupling two **Nor** gates, if both S and R inputs are set to 0, then it will result in

- A. $Q = 0, Q' = 1$
- B. $Q = 1, Q' = 0$
- C. $Q = 1, Q' = 1$

GATE CSE 2004 | Question: 18, ISRO2007-31

D. Unchanged state

Which of the following input sequences for a cross-coupled $R - S$ flip-flop realized with two **Nor** gates may lead to an oscillation?

- A. 11, 00
- B. 01, 10
- C. 10, 01
- D. 00, 11

GATE IT 2007 | Question: 7



In an SR latch made by cross-coupling two Nor gates, if both S and R inputs are set to 0, then it will result in

- A. $Q = 0, Q' = 1$
- B. $Q = 1, Q' = 0$
- C. $Q = 1, Q' = 1$
- D. Unchanged State

SR latch

GATE CSE 2004 | Question: 18, ISRO2007-31

Which of the following input sequences for a cross-coupled $R - S$ flip-flop realized with two Nor gates may lead to an oscillation?

11 → 00

- A. 11, 00
- B. 01, 10
- C. 10, 01
- D. 00, 11

GATE IT 2007 | Question: 7




$$\underline{(a+b)^2 = a^2 + 2ab + b^2} \quad \text{In Exam-}$$



$$\boxed{\begin{aligned}(a+b)^2 &= (a+b)(a+b) = a^2 + ab + ba + b^2 \\ &= \boxed{a^2 + 2ab + b^2}\end{aligned}}$$

Not for exam
for preparation

SR latch: (SR latch with Cross Coupled NOR gates)



Block Diagram



If we want \overline{Q} , then No need
to use extra inverter.

Just take connection from \overline{Q} .



S	R	Q_{t+1}	O/p Q at t+1 time
0	0	Q_t (<u>Retain</u>) (<u>unchanges</u>) (<u>memory</u>)	
0	1	0 (<u>Reset</u>) (Resetting the <u>O/p/state</u>)	
1	0	1 (<u>Set</u>) (Setting the <u>state/O/p</u>)	
1	1	0 (<u>forbidden</u>)	

✓ Characteristic Table (Behaviour Table)



$$\underline{Q_{t+1}} = f(R, S, \underline{Q_t})$$

Next output

Present O/P

In Truth Table of $\underline{Q_{t+1}} \Rightarrow \# \text{rows} = 8 \text{ Rows.}$


Truth Table:

Truth
Table

R	S	Q_t	Q_{t+1}
0	0	0	0 } Retain/latch
0	0	1	1 } set
0	1	0	0 } Reset
1	0	0	0 } forbidden ✓
1	0	1	0 }
1	1	0	0 }
1	1	1	0 }

SR latch (SR latch with Cross Coupled NAND gates)

Active low latch




S	R	Q_{t+1}
1	1	Q_t retain
0	1	1 set
1	0	0 Reset
0	0	1 forbidden

Characteristic Table



Truth Table:


R	S	Q_t	$Q_{t+1} = f(R, S, Q_t)$
1	1	0	0 } latch / Retain
1	1	1	1 } memory / unchanged
1	0	0	1 } set
0	1	1	1 } Reset
0	0	0	
0	0	1	1 } forbidden



Problem with SR (or $\bar{S}\bar{R}$) latch :

As soon as you apply/change inputs,
output will change.

SR latch → No controlling input to
control its working.



Timing Diagram of SR latch



Timing Diagram of SR latch

$Q = Q_R$ $\bar{Q} = \bar{Q}_S$



SR latch:

S R	$Q = Q_n$	$Q_s = \overline{Q}$
1 1	0	forbidden
{ 0 0 0 1	Q_t	\overline{Q}_t
1 0	1	0

S R
Latch

S R
latch

Problem : No Controlling input



Next Topic:

Flipflops

CLASSES



Motivation

- The basic latch changes its state when the input signals change.
- It is hard to control when these input signals will change and thus it is hard to know when the latch may change its state.
- We want to have something like an Enable input.
- In this case it is called the “Clock” input because it is desirable for the state changes to be synchronized.



for seq. CKts

↓

"Clock" ↓

will control
working of
Seq. CKt.

for Comb. CKt

↓

Enable Signal



flip flop = Latch + Clock

T →

Clocked Latch

Latch

Controlled by Clock



Next Topic:

Clock
CLASSES
(System Clock)

Clock

- The basic latch changes its state when the input signals change.
- It is hard to control when these input signals will change and thus it is hard to know when the latch may change its state.
- We want to have something like an Enable input.
- In this case it is called the “Clock” input because it is desirable for the state changes to be synchronized.


Clock signals control the outputs of the sequential circuit .That is it determines when and how the memory elements change their outputs . If a sequential circuit is not having any clock signal as input, the output of the circuit will change randomly.



Purchasing Computer:

16 GB RAM, 2.4 GHz

System
Clock
frequency






Clock:

14Hz




Clock: continuous oscillating signal of 0,1.







Time Period: (t) = time Duration b/w
Consecutive Rising Edges



Time Period
of Clock $= \underline{5 \text{ ns}}$



Time Period: (t) = time Duration b/w Consecutive falling Edges





frequency : How frequently \downarrow signal is changing

Changing:



freq.
High

low
time Period



freq
low

High
time Period



freq. Vs time Period:

$$f = \frac{1}{t}$$

$$\begin{cases} t \uparrow & f \downarrow \\ t \downarrow & f \uparrow \end{cases}$$



Note: Unit of time period: ✓
✓
 $t = 5\text{ns}, 2\text{ms}, \dots$
(seconds
minutes,
Hours)

Unit of frequency: Hz (Hertz)

Hz = per second

$$\boxed{\frac{1}{\text{sec}} = \text{Hz}}$$



$$\underline{t = 5 \text{ ns}} \quad f = ?$$

$$f = \frac{1}{5 \text{ ns}} = \frac{1}{5 \times 10^{-9} \text{ sec}} = 10^9 \text{ Hz}$$

$$= \underline{\underline{0.2 \text{ GHz}}} \checkmark$$



nano

 10^{-9}

micro

 10^{-6}

milli

 10^{-3}

$$5\mu s = \underline{\underline{5 \times 10^{-6} \text{ sec}}}$$

Giga

 10^9

mega

 10^6

kilo

 10^3

$$29 \text{ Hz} = \underline{\underline{2 \times 10^9 \text{ Hz}}}$$



$f = 2.4 \text{ GHz}$ \Rightarrow t of \downarrow Clock ?
System

$$t = \frac{1}{f} = \frac{1}{2.4 \text{ GHz}} = \frac{10^{-9}}{2.4 \text{ Hz}} \text{ sec}$$


$\frac{1}{2.4}$ $n \text{ sec} = \underline{\underline{0.416 \text{ nsec}}}$



Clock Signal in Sequential Circuits

- The clock signal plays a crucial role in sequential circuits. A clock is a signal, which oscillates between logic level 0 and logic level 1, repeatedly. Square wave with constant frequency is the most common form of clock signal. A clock signal has “edges”. These are the instants at which the clock changes from 0 to 1 (a positive edge) or from 1 to 0 (a negative edge).

Clock signals control the outputs of the sequential circuit .That is it determines when and how the memory elements change their outputs . If a sequential circuit is not having any clock signal as input, the output of the circuit will change randomly.






Figure 1: Periodic Clock Signal



Next Topic:

Back to Flipflops

Flipflop = Clocked Latch



Latch

Standard latches

$\left\{ \begin{array}{l} SR \text{ latch} \\ \overline{S} \overline{R} \text{ latch} \end{array} \right\}$

flipflop = Clocked Latch ✓

Standard ffs:

$\left\{ \begin{array}{l} SR \text{ ff} \\ D \text{ ff} \\ T \text{ ff} \\ JK \text{ ff} \end{array} \right\}$



Next Topic:

1. SR Flipflop

SR Flipflop = Clocked SR Latch

Gated SR Latch



S R ff:

behaviour(Idea)

implementations

GO
CLASSES

Behaviour / characteristic of SR ff :

Clock	S	R	Q_{t+1} → Next s/p
0	X	X	Q_t (No change) → present s/p
1	0 0		Q_t Retain / unchanged
1	0 1		0 Reset
1	1 0		1 Set
1	1 1	X	forbidden → Never occurs



SR ff : Clocked SR latch
 |
SR latch with Clock |
 |
 |Studies

When Clock = 0 then ff Does not Respond
to change in inputs.



$$\underline{f(q_1, b)} = \underline{x} \text{ iff } \underline{\text{Don't Care}}$$

① input Does not occur / input Never occurs
→ Don't Care Combination

② Input can occur, But function value Does not matter.



SR latch :

{ SR latch with NOR } → by Default
" " " " NAND



SR flipflop:

implementations

↓

fixed Definition

Same as

SR Latch

{

NOR

NAND

- - -



SR ff → fixed behaviour

Clock	S	R	Q_{t+1}
0	X	X	Q_t (No change)
0	0	0	Q_t
0	1	0	0
1	0	1	1
1	1	1	X



Implementation:

SR latch \Rightarrow SR flipflop


+clock

GO

CLASSES



SR latch \Rightarrow SR flipflop:




SR latch




SR latch \Rightarrow SR flipflop:

When
Clock = 0






SR latch \Rightarrow SR flipflop:






SR latch \Rightarrow SR flipflop:





SR latch \Rightarrow SR flipflop:




If $clock = 1$

R	S	Q_{t+1}	Q_t
0	0	0	0
0	1	1	1
1	0	0	0
1	1	X	X



SR latch \Rightarrow SR flipflop:




SR flipflop

using

SR latch
(with NOR)




$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop






$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop

Clock = 0




$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop






$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop





$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop


If $clock = 1$





$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop


If $clock = 1$





$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop

If $clock = 1$




S	R	Q_{t+1}
0	0	Q_t
0	1	0
1	0	1

$\overline{S} \overline{R}$ latch \Rightarrow Active low



$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop

If $clock = 1$




S	R	Q _{t+1}
0	0	Q _t
0	1	0
1	0	1
1	1	X




$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop

If $clock = 1$






$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop






$\overline{S} \overline{R}$ latch \Rightarrow SR flip flop




SR ff
using
(SR latch
of NAND
gates)




SR ff \Rightarrow fixed behaviour ✓



Circuit Diagram for the Gated SR Latch




Circuit Diagram for the Gated SR Latch




This is the “gate”
of the gated latch

Circuit Diagram for the Gated SR Latch





Notice that these
are complements
of each other

Circuit Diagram and Characteristic Table for the Gated SR Latch






Clk	S	R	$Q(t + 1)$
0	x	x	$Q(t)$ (no change)
1	0	0	$Q(t)$ (no change)
1	0	1	0
1	1	0	1
1	1	1	x

Circuit Diagram and Graphical Symbol for the Gated SR Latch




Timing Diagram for the Gated SR Latch





when
Clock = 0 In SR flip flop




Why problem

ff Does not respond to input change.




Gated SR latch with NAND gates






Gated SR latch with NAND gates



In this case the “gate” is constructed using NAND gates! Not AND gates.




Gated SR latch with NAND gates



Also, notice that the positions of S and R are now swapped.




Gated SR latch with NAND gates




Finally, notice that when $\text{Clk}=1$ this turns into the basic latch with NAND gates, i.e., the $\overline{\text{SR}}$ Latch.





Gated SR latch with NOR gates





Gated SR latch with NAND gates



Gated SR latch with NOR gates




Gated SR latch with NAND gates




Graphical symbols are the same

Gated SR latch with NOR gates



Clk	S	R	$Q(t+1)$
0	x	x	$Q(t)$ (no change)
1	0	0	$Q(t)$ (no change)
1	0	1	0
1	1	0	1
1	1	1	x (undesirable)

Gated SR latch with NAND gates



Clk	S	R	$Q(t+1)$
0	x	x	$Q(t)$ (no change)
1	0	0	$Q(t)$ (no change)
1	0	1	0
1	1	0	1
1	1	1	x (undesirable)

Characteristic tables are the same




Next Topic:


1. SR Flipflop

Truth Table, Characteristic Table,

Excitation Table, State Diagram

In sequential circuits:






Data Line / output line




Circuit:




State of Circuit \Rightarrow

0/p 10





Circuit:



O/P

States = 8

Q_x	Q_y	Q_z
0	0	0
0	1	0



Coming back to SR ff :

Clock	S	R	Q_{t+1}	
0	X	X	Q_t	Unchanged
1	0	0	Q_t	Retain
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	X	

Characteris-
tic
table
(behavior)



Truth Table: $Q(t+1) = f(R, S, Q_t, \text{clock})$

16 Rows

Clock	R	S	Q_t	Q_{t+1}
				Q_t
0	X	X	X	
0	0	0	0	0
0	0	0	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	X
1	1	1	1	X

Normally ff works



Coming back to SR ff :


Clock | S R | Q_{t+1}


Clock	S	R	Q_{t+1}
0	X	X	Q_t Unchanged
1	0	0	Q_t Retain
1	0	1	0 Reset
1	1	0	1 Set
1	1	1	X

Characteris-
tic
table
(behavior)



$$\underline{Q_{t+1}} = f(\underline{s}, \underline{r}, \underline{Q_t})$$







$$Q_{t+1} = S + Q_t \overline{R}$$

$$\underline{Q_n} = S + Q \overline{R}$$

next
state

Present
State



$$Q_{t+1} = S + Q_t \overline{R}$$


Digital o/p
feeling back

Implementation of SR ff:






Q: What is this circuit?





Characteristic table : (from input point of view)

S	R	Q_t	Q_{t+1}
1	0	0	1
0	1	1	0
0	0	0	0



Excitation table : (from output point of view)

Present Q_t	Next Q_{t+1}	S	R
0	0	<u>Reset</u>	<u>Retain</u>
0	1	<u>Set</u>	
1	0	<u>Reset</u>	
1	1	<u>Set</u>	<u>Retain</u>



Excitation

table : (from output point of view)

Present Q_t	Next Q_{t+1}	S	R
0	0	0	-
0	1	1	0
1	0	0	1
1	1	0	0

In SR ff

Never occur



Excitation

table : (from output point of view)

$Q_t \rightarrow Q_{t+1}$	S	R
0 → 0	0	X
0 → 1	1	0
1 → 0	0	1
1 → 1	X	0

Excitation Table




Excitation Table:

If Op changes $Q_t \rightarrow Q_{t+1}$
then what input combination can
cause this op change ?



State Diagram:

SR ff ; \Rightarrow 2 States



State Diagram:

$\begin{matrix} S & R \\ \text{---} & \text{---} \\ 0 & 0 \\ \text{---} & \text{---} \\ 0 & 1 \end{matrix}$

$S R$

$1 0$



$Q = 0$

$Q = 1$


$S R$

$0 1$

$\begin{matrix} S & R \\ \text{---} & \text{---} \\ 0 & 0 \\ \text{---} & \text{---} \\ 1 & 0 \end{matrix}$



SR ff State Diagram:





SR ff:

Definition / behaviour

- ① Char Table ✓
- ② Timing Diagram, State Diagram
- ③ 3 implementations ✓
- ④ Truth Table, Excitation Table, Standard
- ⑤ $Q_{t+1} = S + \bar{R}Q_t$ ✓ (SOP equation)

$$Q_{t+1} = S + \bar{R}Q_t$$

State equation

SR ff.

AND, OR implementation

more implementation:

MUX

Decoder

Some other ff


- - - - - - -

$$Q_{t+1} = S + \bar{R}Q_t$$

State equation


System
Clock


fixed for all components





Set

S	R	Q_{t+1}	Reset
0	0	Q_t	
0	1	0 ✓	
1	0	1	
1	1	X	






Present



$$\underline{\underline{Q_{t+1} = f}} \quad ; \quad Q_t = c$$

$$\underline{\underline{Q_t = c}}$$

$$\begin{cases} S=0, R=0 \\ Q_{t+1} = f = Q_t = c \end{cases}$$



K-map

for f

$$\underline{\underline{Q_{t+1} = f}}$$



State Equation / Output Equation:

$$Q_{t+1} = S + Q_t \bar{R}$$

$Q_n = S + Q \bar{R}$

Same