



Next Lecture :

Sequential Circuits

Asynchronous/Ripple
Counters



**GO Test Series
is now**

GATE Overflow + GO Classes

2-IN-1 TEST SERIES

Most Awaited

**GO Test Series
is Here**

R E G I S T E R N O W

<http://tests.gatecse.in/>

100+ More than 100 Quality Tests.

15 Mock Tests.

FROM

14th April

+91 - 6302536274

+91 9499453136

etc



GATE 2023



Live + Recorded Lectures

Daily Home Work + Solution

Watch Any Time + Any Number of Times

Summary Lectures For Every Topic

Practice Sets From Standard Resources

Enroll Now

+91 - 6302536274

www.goclasses.in



linkedin.com/company/go-classes



instagram.com/goclasses_cs



Join **GO+GO Classes Combined Test Series** for **BEST** quality tests, matching GATE CSE Level:

Visit www.gateoverflow.in website to join Test Series.

1. **Quality Questions:** No Ambiguity in Questions, All Well-framed questions.
2. Correct, **Detailed Explanation**, Covering Variations of questions.
3. **Video Solutions.**



GO Test Series Available Now
Revision Course
GATE PYQs Video Solutions

SPECIAL

NEW BATCH
From
15th JUNE

EXPLORE OUR FREE COURSES
 Discrete Mathematics Complete Course
C-Programming Complete Course

Best Mentorship and Support



Sachin Mittal
(CO-Founder GOCLASSES)

MTech IISc Bangalore
Ex Amazon scientist
GATE AIR 33

Deepak Poonia
(CO-Founder GOCLASSES)

MTech IISc Bangalore
GATE AIR 53; 67

Dr. Arjun Suresh
(Mentor)

Founder GATE Overflow
Ph.D. INRIA France
ME IISc Bangalore
Post-doc The Ohio State University

GATE CSE 2023

(LIVE + RECORDED COURSE)

NO PREREQUISITES
FROM BASICS, IN - DEPTH

Enroll Now

Quality Learning.

Weekly Quizzes.

Summary Lectures.

Daily Homeworks
& Solutions.

Interactive Classes
& Doubt Resolution.

ALL GATE PYQs
Video Solutions.

Doubts Resolution
by Faculties on Telegram.

Selection Oriented
Preparation.

Standard Resources
Practice Course.



NOTE :

Complete Discrete Mathematics & C-Programming Courses,

by GO Classes, are **FREE** for ALL learners.

Visit here to watch : <https://www.goclasses.in/s/store/>

SignUp/Login on Goclasses website for free and start learning.



Join GO Classes **Resources**, Notes, Content, information **Telegram Channel**:

Public Username: goclasses_cse

Join GO Classes **Doubt Discussion** Telegram Group :

Username: GATECSE_Goclasses

(Any doubt related to Goclasses Courses can also be asked here.)

Join GATEOverflow **Doubt Discussion** Telegram Group :

Username: gateoverflow_cse



Sequential Circuits:

① Definition ✓

② Memory element: ✓

SR latch; $\bar{S} \bar{R}$ latch

③ flipflop → 4 ffs (SR, JK, T, D)

Toggle
Data store



SR latch: \rightarrow (SR latch with NOR)

S	R	Q_n	\bar{Q}_n	next output/state	present output/state
0	0	0	1	0	1
0	1	0	1	0	1
1	0	1	0	1	0
1	1	0	0	(forbidden)	

why $SR = 11$
forbidden:

$11 \rightarrow 00$
this transition
causes indeterminate
behavior

\overline{SR} latch: \rightarrow (SR latch with $MAYN$)


S	R	Q_n	\bar{Q}_n	next output/state
1	1	Q	\bar{Q}	present output/state
1	0	0	1	
0	1	1	0	
0	0	1	1	(forbidden)

why $SR = 00$
forbidden:

$00 \rightarrow 11$
↓ this Transition
causes Indeterminate behaviour




SR latch;





$\overline{S}\overline{R}$ latch;





Sequential CKTS:

- | | |
|--|-------------------------------|
| <p>④ Clock terminology</p> <p>⑤ Timing Diagrams</p> <p>⑥ <u>Flipflop Triggering mechanisms</u>
→ by default \Rightarrow <u>Edge Triggered</u></p> | <p>① <u>ff Conversion</u></p> |
|--|-------------------------------|



⑧ Master Slave FF \equiv -Ve Edge Triggered FF

⑨ Race Conditions in JK, T

① Level Triggers

② Toggle condition

omd



(10) Timing Constraints - Hold time }
setup "
prop. delay }

(11) Registers

(12) FSM Mealy
Moore



(13)

Counters

- + Synchronous — next lecture
- + Asynch → this lecture



Asynchronous/Ripple Counters



Recap:


Registers, Counters

Registers

- Registers like counters are clocked sequential circuits
- A register is a group of flip-flops
 - Each flip-flop capable of storing one bit of information
 - An n-bit register
 - consists of n flip-flops
 - capable of storing n bits of information
 - besides flip-flops, a register usually contains combinational logic to perform some simple tasks
 - In summary
 - flip-flops to hold information
 - combinational logic to control the state transition

Counters



- A counter is essentially a register that goes through a predetermined sequence of states



Uses of Registers and Counters

- Registers are useful for storing and manipulating information
 - internal registers in microprocessors to manipulate data
- Counters are extensively used in control logic
 - PC (program counter) in microprocessors


4-bit Register



Not
Shift
Register

Shift Registers

- A register capable of shifting its information in one or both directions
 - Flip-flops in cascade




- The current state can be output in n clock cycles

Counters

- A counter is basically a register that goes through a prescribed sequence of states upon the application of input pulses
 - input pulses are usually clock pulses
- Example: n-bit binary counter
 - count in binary from 0 to $2^n - 1$
- Classification
 1. Ripple counters
 - flip-flop output transition serves as *the* pulse to trigger other flip-flops
 2. Synchronous counters
 - flip-flops receive the same common clock as *the* pulse



Every Register:





Recap:

Asynchronous Vs

Synchronous

Counters




Figure 9.1: A modulus 4 2-bit synchronous counter


Clock

Figure 9.2: A modulus 4 2-bit asynchronous counter



Recap: Applications of FlipFlops

FlipFlop

- The memory elements used in clocked sequential circuits are called flipflops. These circuits are binary cells capable of storing one bit of information.
- A flipflop circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit) until directed by an input signal to switch states
- A bi stable device
- Have two outputs one complement of another
- Applications of Flipflops
 - Counters
 - Shift Registers ✓
 - Storage Registers \equiv Register
 - Frequency Dividers ✓



Recap:

Applications of FlipFlops

Frequency Division

& Producing Perfect Square Wave

Duty Cycle = 50%




Q :


Given a clock signal of frequency f Hz, how to generate another clock of frequency $f/2$ Hz. i.e. Frequency division circuit.

$$f \text{ Hz} \equiv f \text{ oscillations per second}$$

**The output of the T Flip-Flop
divides the frequency of the clock by 2**



- Given a clock signal of frequency f Hz, how to generate another clock of frequency $f/2$ Hz.
 - Frequency division.






NOTE :

The output of the T Flip-Flop divides the frequency of the clock by 2, Hence, T-flipflop is also called Divide by 2 device.



Q : Can we use D-FF for frequency Division? Yes. (but D-FF will)


uses as Toggle-FF)









Q : Can we use JK-FF for frequency


Division? Yes. (Toggle feature
of JK used)




Frequency Divide by 2 ($f/2$)











FREQUENCY DIVIDER USING D FLIP FLOP


J-K flip-flop as a divide-by-2 device. Q is one-half the frequency of CLK.




Build a frequency divider, divide-by-2 and divide-by-4 circuits using

1. D Flip Flops
2. JK Flip Flops

D Flip-Flop





JK Flip-Flop



You will build four circuits in total. Draw the truth table and diagram of this design and observe the output waveform.

Build a frequency divider, divide-by-2 and divide-by-4 circuits using


1. D Flip Flops
2. JK Flip Flops



You will build four circuits in total. Draw the truth table and diagram of this design and observe the output waveform.

Build a frequency divider, divide-by-2 and divide-by-4 circuits using

1. D Flip Flops
2. JK Flip Flops



You will build four circuits in total. Draw the truth table and diagram of this design and observe the output waveform.



NOTE :

The output of the T Flip-Flop divides the frequency of the clock by 2, Hence, T-flipflop is also called Divide by 2 device.






Q :

Given a clock signal of frequency f Hz, how to generate another clock of frequency $f/2^k$ Hz. i.e. Frequency division by some power of 2.



Q :


Given a clock signal of frequency f Hz, how to generate another clock of frequency $f/2^k$ Hz. i.e. Frequency division by some power of 2.





- Given a clock signal of frequency f Hz, how to generate another clock of frequency $f/2^k$ Hz, for some integer k .
 - Frequency division by some power of 2.

$$\underline{k=3} \quad f/8$$






flip flops

Application: ① frequency divisor ✓

② Produce Perfect Square Wave (Duty cycle = 50%)



$$\frac{\text{time Period}}{f = \frac{1}{t}} = t$$

$$\text{freq} : \frac{1}{2t} = \frac{f}{2}$$




Recap:

Applications of FlipFlops

(Modulo) Counting


Asynchronous Counters

modulo Counting :






modulo Counting :







So, clearly there's some division going on.
But how do we interpret this as counting?

**The output of the T Flip-Flop
divides the frequency of the clock by 2**





output = state






So, the previous circuit is : T-ff


Frequency Divider by 2 ✓ }
Modulo 2 Counter ✓ }
Divide-by-2 Counter ✓ }

frequency Divide by 2

Modulus of a counter is defined as the number of unique states that a counter will sequence through.





find the counting sequence?




when clock  then Q_0 Toggles

" Q_0  " Q_1 "







$$\text{freq}(Q_1) = \frac{\text{freq}(Q_0)}{2} = \frac{\text{freq}(\text{clock})}{4}$$




But in reality,

Every ff has a prop. delay





Assume t_{PD} (ff) = t




Transient
State (Glitch)
momentarily

Why Transient States in Asynchronous
Counters ?

① Due to Propagation Delay of ff

AND

②



Because of clock \Rightarrow first LSB
changes

||


then
msb
changes

Because of
the change in
LSB




Binary Down Ripple Counter:

If No Prop. Delay :



Binary Down Ripple Counter:

If Prop · delay of ff = t





Next Topic: Asynchronous Counters


1. Binary Ripple counter



Binary Counter


- A binary counter is a set of flip-flops whose states change in response to pulses applied at the input to the counter.
 - The combined state of the flip-flops at any time is the binary equivalent of the total number of pulses that have been applied.
- Counters are of two types:
 - a) Asynchronous counter
 - b) Synchronous counter

Binary Counter : (Binary Up Counter)



3-bit
Binary Counter:

Counting sequence




Implement
JJ

① Asyn. ✓
Counter


or

② Synch ✓
Counter

Binary Down Counter:



3 bit Binary Down Counter:



Implementations:

- ① Async counter
(Ripple " ") ✓
- ② Sync counter ✓



Binary Down Counter:

Next Topic:

{ Asynchronous Binary Down Counter
OR
Binary Down Ripple Counter





Asynchronous Counter (Ripple Counter)

- This type of counter is the easiest to design, and requires the least amount of hardware.
- The counter is called *asynchronous* because the flip-flops are not driven by the same clock signal, and hence do not change state simultaneously.
 - Constructed using T flip-flops.
- It is called *ripple counter* because when the counter, for example, goes from **1111** to **0000**, it temporarily goes through a number of intermediate states:
1111 → 0111 → 0011 → 0001 → 0000.
 - Can lead to unwanted transitions if the outputs drive some other circuit.
 - Glitches are possible.




Next Topic: Asynchronous Counters

1.1: Binary Down counter



LSB changes in Every cycle.

Ideas:



Idea: → Binary Down Counter

① LSB changes in Every cycle

↳ Connect to clock.

② 2^n bit changes when LSB $0 \rightarrow 1$

↳ If ffs are +ve Edge Triggered: φ_o to clock of B .

↳ If ffs are -ve " ": $\bar{\varphi}_o$ to clock of B .




Idea: → Binary Down Counter

① LSB changes in Every cycle

↳ Connect to clock.

$$\varphi_1 = B$$

② 3^n bit changes when B




↳ If ffs are +ve Edge Triggered : φ_1 to Clock of A

↳ If ffs are -ve " " ; $\bar{\varphi}_1$ to Clock of A




Ideas: → Binary Down Counter





Ideas: → Binary Down Counter




$$\overline{Q_0} \downarrow \underline{Q_0} = Q_0 \downarrow$$


$$\overline{Q_1} \downarrow \underline{Q_0} = Q_1 \downarrow$$





3-bit Binary Down Counter:





Positive Edge Triggered FFs














Note : n-bit Ripple Counter :

Clock



msb

prop Delay

t_{pd}

one ff
prop delay

Note: n-bit Ripple Counter:

Clock



max. no. of ffs we can have in
Ripple Counter

$$\boxed{\text{Time Period of clock} \geq n \cdot t_{pd}}$$

t_{pd}



one ff
prop delay

In Any Ripple Counter on

n-ffs :

for proper functioning :


$$n + t_{pd} \leq \frac{\text{Clock Period}}{\text{time}}$$

In Any Ripple Counter on

n-ffs :


for proper functioning :

$$\frac{1}{n \cdot t_{pd}} \geq \text{frequency of clock}$$



3-bit Binary Down Counter:

If $t_{P2} \neq 0$






Q_2 Q_1 Q_0


1 1 1

(Down Counter)




A three-bit down-counter


$\overline{Q_2}$ $\overline{Q_1}$ $\overline{Q_0}$ } → Change in every cycle



A three-bit down-counter



A three-bit down-counter




LSB

The first flip-flop changes
on the positive edge of the clock

The second flip-flop changes
on the positive edge of Q_0

The third flip-flop changes
on the positive edge of Q_1

A three-bit down-counter




The first flip-flop changes
on the positive edge of the clock

The second flip-flop changes
on the positive edge of Q_0


The third flip-flop changes
on the positive edge of Q_1




A three-bit down-counter




(a) Circuit



A three-bit down-counter




(a) Circuit




(b) Timing diagram

A three-bit down-counter




(a) Circuit




(b) Timing diagram

A three-bit down-counter




(a) Circuit




(b) Timing diagram

A three-bit down-counter




(a) Circuit



(b) Timing diagram


A three-bit down-counter

Iowa Prof. Alex Slides



(a) Circuit

The propagation delays get longer




(b) Timing diagram



Next Topic: Asynchronous Counters


1.2: Binary (up) counter

3-bit Binary (Up) Counter :






3-bit Binary (Up) Counter :





3-bit Binary (up) Counter :





3-bit Binary (up) Counter :

① LSB changes in every clock cycle .
 ↳ clock to LSB-FF .

② Q_1 changes when $Q_0 = \boxed{1 \rightarrow 0}$

{ ① If FFs are +ve Edge Trig : \overline{Q}_0 to clock of Q_1 .

② If FFs are -ve Edge Trig : Q_0 to clock of Q_1 .

3-bit Binary (up) Counter :

① LSB changes in every clock cycle .


↳ Clock to $LSB-FF$.


3) Q_2 changes when $Q_1 = 1 \rightarrow 0$


Q If FFs are +ve Edge Trig: $\overline{Q_1}$ to clock of Q_2


② If ffs are -ve Edge Trig : Q₁ to clock of Q₂


3-bit Binary Counter:


















n - ff
Ripple Counter : (n-bit Asyn. Counter)

for proper functionality :




Prop. Delay
of a ff


n - ff
Ripple Counter : (n-bit Asyn. Counter)

for proper functionality :

$$\boxed{\text{clock freq.} \leq \frac{1}{n t}}$$

prop. Delay
of a ff







Q: why Asynchronous Counter?
call it

⇒ Same Clock not operating all FFs.






Q: why Asynchronous Counter is
called Ripple Counter ?




Q: why Asynchronous Counter is called Ripple Counter ?







3-bit binary Counter;




A three-bit up-counter



A three-bit up-counter



A three-bit up-counter




The first flip-flop changes
on the positive edge of the clock

The second flip-flop changes
on the positive edge of \bar{Q}_0


The third flip-flop changes
on the positive edge of \bar{Q}_1



A three-bit up-counter




(a) Circuit




(b) Timing diagram

A three-bit up-counter




(a) Circuit




(b) Timing diagram

A three-bit up-counter




(a) Circuit




(b) Timing diagram


A three-bit up-counter




(a) Circuit



A three-bit up-counter




(a) Circuit




(b) Timing diagram

A three-bit up-counter




(a) Circuit




(b) Timing diagram

A three-bit up-counter




(a) Circuit




(b) Timing diagram

A three-bit up-counter




(a) Circuit The propagation delays get longer




(b) Timing diagram

A three-bit up-counter



(a) Circuit The propagation delays get longer




(b) Timing diagram



Transient States During Counting

- Consider a 3-bit ripple counter.
- The normal counting sequence is: 000, 001, 010, 011, 100, 101, 110, 110, 000, ...
- However, in practice, because of the delays of the T flip-flops, there are several transient states (shown in pink) that appear.





Asynchronous Counter (Ripple Counter)


- This type of counter is the easiest to design, and requires the least amount of hardware.
- The counter is called *asynchronous* because the flip-flops are not driven by the same clock signal, and hence do not change state simultaneously.
 - Constructed using T flip-flops.
- It is called *ripple counter* because when the counter, for example, goes from **1111** to **0000**, it temporarily goes through a number of intermediate states:
1111 → 1110 → 1100 → 1000 → 0000.
 - Can lead to unwanted transitions if the outputs drive some other circuit.
 - Glitches are possible.



Design of 4-bit Ripple Counter (Up Counting)

- We make an observation:
 - During counting, whenever a bit position changes from 1 to 0, the next higher bit position changes state.
 - This feature can be directly implemented using a T flip-flop with *negative-edge triggered clock*.

0: 0 0 0 0	8: 1 0 0 0
1: 0 0 0 1	9: 1 0 0 1
2: 0 0 1 0	10: 1 0 1 0
3: 0 0 1 1	11: 1 0 1 1
4: 0 1 0 0	12: 1 1 0 0
5: 0 1 0 1	13: 1 1 0 1
6: 0 1 1 0	14: 1 1 1 0
7: 0 1 1 1	15: 1 1 1 1



If we are designing an up counter using positive edge-triggered T flip-flops, we simply connect the Q' output of a stage to the clock input of the next stage.



- Some observations:
 - Suppose f denotes the frequency of the pulse train applied at CLK input.
 - Then, frequency of pulse train at $Q_0 = f/2$
 - Frequency of pulse train at $Q_1 = f/4$
 - Frequency of pulse train at $Q_2 = f/8$
 - Frequency of pulse train at $Q_3 = f/16$
- An n -bit binary counter is also called *modulo- 2^n* counter or *divide-by- 2^n* counter.



Design of 4-bit Ripple Counter (Down Counting)

- We make an observation:
 - During counting, whenever a bit position changes from 0 to 1, the next higher bit position changes state.
 - This feature can be directly implemented using a T flip-flop with positive-edge triggered clock.

15:	1 1 1 1	7:	0 1 1 1
14:	1 1 1 0	6:	0 1 1 0
13:	1 1 0 1	5:	0 1 0 1
12:	1 1 0 0	4:	0 1 0 0
11:	1 0 1 1	3:	0 0 1 1
10:	1 0 1 0	2:	0 0 1 0
9:	1 0 0 1	1:	0 0 0 1
8:	1 0 0 0	0:	0 0 0 0



- If we use negative edge-triggered T flip-flops:
 - Connect Q' output of a stage to CLK input of next stage.
- If we use positive edge-triggered T flip flops:
 - Connect Q output of a stage to CLK input of next stage.




we have seen binary Counter:

UP:




Down:





Q: How to create Ripple Counter
for




6
Distinct
States



Q: How to create Ripple Counter

for






Next Topic: Asynchronous Counters

2. Modulo M counter

Motivation

- An n-bit counter counts from 0, 1, ..., $2^n - 1$
- For example a 3-bit counter counts up as follow
 - 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...
- What if we want it to count like this
 - 0, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, 1, ...
- In other words, what is the cycle is not a power of 2?





Every FF has two Asynchronous inputs:

Clear : } Active low
Reset : } when 0,
 } they do
 } their work

Do not wait
for clock
Edge

Every FF has two Asynchronous inputs:

Clear : 0
Reset : 1

will clear the FF.
Qp becomes 0.
immediately

Every FF has two Asynchronous inputs:

Clear : 1
Reset : 0

} → will preset the ff.
if p becomes 1,
immediately



Every FF has two Asynchronous inputs:

Clear : 0

Reset : 0



Uncertain behaviour
forbidden



Every FF has two Asynchronous inputs:

Clear : 1

Reset : 1





Normal FF
behaviour happens





#States = 6


#ff needs = $\lceil \log_2 6 \rceil = 3$

















Idea:


As soon as

'immediately'



$Q_2 \ Q_1 \ Q_0 \rightarrow$ Don't care

Connect to Clear
input



Unwanted



Never Occur

$Q_2 Q_1 = 11 \Rightarrow$ Unwanted







	Q_2	Q_1	Q_0
Cycle 0	0	0	0
Cycle 1	0	0	1
Cycle 2	0	1	0
" 3	0	1	1
" 4	1	0	0
" 5	1	0	1
<u>" 6</u>	0	0	0


should remain
5 for one
clock cycle



Clock

 Q_0  Q_1  Q_2 


Clock







Reset Synchronization






$$\# \text{ff needed} = \lceil \log_2 13 \rceil = 4$$









$0 \rightarrow 1 \rightarrow 13$






0 → 1 → 13







$\underline{Q_3 \ Q_2 \ Q_1} = 111 \Rightarrow$ Clear all FFs




Design of Binary Ripple Counter of any Arbitrary Modulus

- Suppose we want to design a *modulo- M counter*, for any arbitrary value of M .
 - Counter will count up from 0 to $M-1$, and then back to 0 .
- Assume that the flip-flops have individual asynchronous CLR' inputs.
- Basic idea:
 - We first design a ripple counter with $\lceil \log_2 M \rceil$ stages.
 - Then we design a gating circuit, which takes inputs from the counter outputs, and generates a 0 whenever the count value reaches M .
 - Connect the output of the gating circuit to the CLR' inputs of the flip-flops.


Example: Design of a modulo-6 binary ripple counter


- Number of flip-flop stages required will be $\lceil \log_2 6 \rceil = 3$
- The desired count sequence will be: 000, 001, 010, 011, 100, 101, 000, ...
 - From state 101, instead of going to the state 110, we have to bring the state back to 000.



Example: Design of a modulo-6 binary ripple counter

- Number of flip-flop stages required will be $\lceil \log_2 6 \rceil = 3$
- The desired count sequence will be: 000, 001, 010, 011, 100, 101, 000, ...
 - From state 101, instead of going to the state 110, we have to bring the state back to 000.






(b) Timing diagram



(a) Circuit

The number 5 is displayed for a very short amount of time




(b) Timing diagram




Decade Counter : (BCD Counter)




Example: Design of a decade (modulo-10) counter



Example: Design of a decade (modulo-10) counter



Example: Design of a decade (modulo-10) counter





$$\overline{Q_3 \ Q_2 \ Q_1 \ Q_0} = \underline{10}$$

1	0	1	0
---	---	---	---

Get all
free



GO
CLASSES

$$Q_3 \ Q_2 \ Q_1 \ Q_0 = \underline{10}$$



prime
Target

Get all


Also
wanted

for
unwanted




Next Topic: Asynchronous Counters

3. Cascading counters



Cascading of Ripple Counters

- If a *modulo-M* and a *modulo-N* counter are connected in cascade, the combination will count *modulo-MN*.





Example: Design a modulo-1000 counter using decade counters



$B C D$
Counter

Example: Design a modulo-1000 counter using decade counters




FIGURE 6.11

Block diagram of a three-decade decimal BCD counter

Example: Design a modulo-1000 counter using decade counters





FIGURE 6.11

Block diagram of a three-decade decimal BCD counter



frequency Division:

Real Life Example:





Clock : fast

slow second hand — freq = f

minute hand — freq = $f/60$

Hour hand — freq = $f/60 \times 60$

very slow



Next Topic: Asynchronous Counters

4. From Anywhere to
Anywhere counting



Asynchronous Counter to count from anywhere to anywhere :






Ripple Counter

3 FFs


GO
CLASSES







Binary UP Counter

$Q \rightarrow 1 - - 1$












$\varphi:$









Next Topic: GATE Questions

GATE ECE 1987 Ripple
Counter Question

1. A ripple counter using negative edge triggered D flip-flops is shown below. The flip-flops are cleared to '0' at the R input. The feedback logic is to be designed to obtain the count sequence shown in the same figure. The correct feedback logic is :



Count sequence in the order of $Q_2 Q_1 Q_0$:




- (a) $F = \overline{Q_2} \overline{Q_1} \overline{Q_0}$ (b) $F = Q_2 \overline{Q}_1 \overline{Q}_0$
(c) $F = \overline{Q}_2 \overline{Q}_1 Q_0$ (d) $F = \overline{Q}_2 \overline{Q}_1 \overline{Q}_0$

1. A ripple counter using negative edge triggered D flip-flops is shown below. The flip-flops are cleared to '0' at the R input. The feedback logic is to be designed to obtain the count sequence shown in the same figure. The correct feedback logic is :

Clear (Reset)

Q → 1 → ... → 5

UpCounting



Unwanted

Q₂ Q₁ Q₀

0

LSB

- (a) $F = \overline{Q_2} \overline{Q_1} \overline{Q_0}$ (b) $F = Q_2 \overline{Q_1} \overline{Q_0}$
- (c) $F = \overline{Q_2} \overline{Q_1} Q_0$ (d) $F = \overline{Q_2} \overline{Q_1} \overline{Q_0}$

$$Q_2 \ Q, \ Q_0 = 6$$


I

I

O

unwanted

$$\begin{matrix} Q_2 \\ Q_1 \\ \overline{Q_0} \end{matrix}$$




$$\boxed{\overline{Q_2 \ Q, \ Q_0}}$$

Connect to clear of all ffs.






~~UpCounting ✓~~





Down Counting





Next Topic: GATE Questions

GATE ECE 1990 Ripple
Counter Question

**1990**

1. A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to
- a. 20 MHz
 - b. 10 MHz
 - c. 5 MHz
 - d. 4 MHz



1990

1. A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to


- a. 20 MHz
- b. 10 MHz
- c. 5 MHz
- d. 4 MHz

$$f \leq \frac{1}{nt} = \frac{1}{4 \times 50 \text{ nsec}}$$


$$f \leq \frac{10^9}{200} \text{ Hz}$$

$$f \leq 5 \text{ MHz} \quad \checkmark$$

$$\frac{1}{\text{sec}} = \text{Hz}$$



GO
CLASSES





Ripple Counter:

Proper functioning:

Clock freq

n t
#FFs → Prop Delay of FF

**1990**

1. A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to
- a. 20 MHz
 - b. 10 MHz
 - c. 5 MHz
 - d. 4 MHz

Answer:**C**



Next Topic: GATE Questions

GATE ECE 1993 Ripple
Counter Question

**1993**

1. A pulse train with a frequency of 1 MHz is counted using a modulo 1024 ripple counter built with JK flip-flops. For proper operation of the counter, the maximum permissible propagation delay per flip flop stage is ____ nsec.

1993

1. A pulse train with a frequency of 1 MHz is counted using a modulo 1024 ripple counter built with JK flip-flops. For proper operation of the counter, the maximum permissible propagation delay per flip flop stage is 100 nsec.

$$f \leq \frac{1}{nt}$$

$$\frac{1}{Hz} = sec$$

$$1 \text{ MHz} \leq \frac{1}{10t}$$

$$t \leq \frac{1}{10 \text{ MHz}} = 0.1 \mu \text{sec}$$

$$\Rightarrow \# \text{FFs} = 10$$




Next Topic: GATE Questions

GATE ECE 1999 Ripple
Counter Question



1999

1. The ripple counter shown in the given figure is works as a




- a. Mod – 3 up counter
- b. Mod – 5 up counter
- c. Mod – 3 down counter
- d. Mod – 5 down counter

1999


1. The ripple counter shown in the given figure is works as a


Down Counter




- a. Mod – 3 up counter
- b. Mod – 5 up counter
- c. Mod – 3 down counter
- d. Mod – 5 down counter

$\overline{Q_2} \ \overline{Q_1} \ \overline{Q_0}$ \Rightarrow Uh Wanted
 $= 010$








Preset of all
FFs



1999

1. The ripple counter shown in the given figure is works as a



- a. Mod – 3 up counter
- b. Mod – 5 up counter
- c. Mod – 3 down counter
- d. Mod – 5 down counter

Answer: D