



Adder


Carry Look-Ahead Adder



- Main drawback of ripple-carry adder: (RCA);
 - The total delay is proportional to the number of bits n.
 - Performance degradation for large values of n.
 - The main bottleneck is the carry, which propagates sequentially from one stage to the next.
- How this can be overcome?
 - Generate all the carry bits in parallel before the actual addition starts.
 - After the initial delay, all the additions can be done in parallel.

Why RCA is slow?

Because





How to make our Adder fast?

Calculate Carry of each adder

Directly . initially ; first calculate
Carry of each adder : Now all
carries are available.

Assume c_0 to c_y are available:






Carry Look-ahead Adder (CLA)



Carry Look-ahead Adder (CLA)

- The propagation delay of an n-bit ripple carry order has been seen to be proportional to n.
 - Due to the rippling effect of carry sequentially from one stage to the next.
- One possible way to speedup the addition.
 - Generate the carry signals for the various stages in parallel.
 - Time complexity reduces from $O(n)$ to $O(1)$.
 - Hardware complexity increases rapidly with n.

initially, we have:




Now we will create a separate circuit for Carry - Calculation.

a	b	c	C _{out}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




$a=1, b=1$
Carry generator



$C = ab$
Carry generate




Generation
Carry



Simply
propagates (→)
incoming carry from previous stage
to the next stage.



Simply propagates the incoming carry (from previous stage) to next stage.



$a=0 ; b=1$

or

$a=1 ; b=0$

these combinations are
called Carry propagator.


P = $a \oplus b$

Carry
Propagate



$a=0; b=0$
Carry killer

Carry kill = $\bar{a} \bar{b}$



GO
CLASSES

So we Define two new variables;

Carry generate = $\bar{C} = ab$

" Propagate = $\bar{P} = a \oplus b$

Note: To calculate C.P, we Don't have to wait for anything.

$$\underline{G_0} = \underline{a_0 b_0} ; \quad \underline{P_0} = \underline{\overbrace{a_0 \oplus b_0}}$$

$$G_1 = a_1 b_1 ; \quad P_1 = a_1 \oplus b_1$$

$$G_2 = a_2 b_2 ; \quad P_2 = a_2 \oplus b_2$$

$$G_3 = a_3 b_3 ; \quad P_3 = \underline{\overbrace{a_3 \oplus b_3}}$$



we can calculate Q_{ij} ; P_i directly.

Q: If my basic gates can be used;
AND each basic gate \Rightarrow delay of
then Delay of P_3 ?

Delay of any $Q_i = a_i \cdot b_i$

Delay of any $P_i \Rightarrow Q_i \oplus b_i$ is 18

Delay of any $P_i \Rightarrow Q_i \oplus b_i$

3f ✓

Not \rightarrow AND \rightarrow OR



Initially, at $t = 0$; q_i, b_i, c_0
available j

So after $\delta \Rightarrow q_i$
after $3\delta \Rightarrow p_i$





Q: If variables available in original,
Complementary form : then

Delay for $G_i \Rightarrow f$

$$\text{,,} \quad \text{,,} \quad P_i \Rightarrow 2f \checkmark$$

Q: If every logic gate have delays;

Delay of $G_i \Rightarrow$ if (AND)
" " $P_i \Rightarrow$ if ($\neg \times OR$)



fast Adder:

Idea:

Generate / calculate

the carry of each FA

behind

Carry-Look-Ahead
Adder

initially \Rightarrow

$c_0, c_1, c_2, \dots, c_{16}$



We define two variables ;

$$\left\{ \begin{array}{l} G_i = \text{Carry Generate} = a_i b_i \\ P_i = \text{Carry Propagate} = a_i \oplus b_i \end{array} \right.$$

Can be calculated in the beginning -




Once we have G_i, P_i for each i :

Now we can calculate C_{i+1}

C_{i+1} = Carry out of stage i




Digital Logic





Digital Logic



$$c_{i+1} = \overbrace{(a_i \cdot b_i) + c_i(a_i \oplus b_i)}^{s_i}$$

$$C_{i+1} = a_i b_i + C_i (a_i \oplus b_i)$$

$$C_{i+1} = C_i + G_i P_i$$



$$C_{i+1} = a_i + (a_i \oplus b_i) C_i$$

Diagram illustrating the logic of a full adder:

- A box represents a full adder block.
- The inputs are a_i (green) and b_i (blue).
- The output is C_i (blue).
- An additional output \bar{C}_{i+1} (purple) is shown, which is the complement of C_{i+1} .
- Feedback from the previous stage C_i is shown entering the adder.
- Handwritten annotations in pink highlight the equation $C_{i+1} = a_i + (a_i \oplus b_i) C_i$ and the feedback path C_i .

$$C_{i+1} = C_i + P_i C_i$$

C_{i+1} is 1 when either a_i, b_i

generate C_{i+1} (means $a_i = b_i = 1$)

OR a_i, b_i propagate AND
 C_i is 1.



C_{i+1} is 1 when either Q_i, b_i

generate it OR a_i, b_i propagate

C_i .

$$\overline{C}_{i+1} = Q_i + P_i S_i$$


initially

$q_0 q_1, q_2 q_3$; $b_0 b_1 b_2 b_3; c_o$

c_o = Given initially

$$c_i = q_o + p_o c_o$$


Can be calculated with
initial Data.





$$C_2 = C_1 + P_1 S_1$$

$$= C_1 + P_1 (C_0 + P_0 C_0)$$



$$\sum = C_1 + P_1 C_0 + P_1 P_0 C_0$$

Can be calculated using initial data


$$C_3 = G_2 + P_2 \text{ } \overset{\text{Not}}{\circ} C_2$$

Not initial Data

$$= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

Can be calculate with initial Data






$$C_4 = G_3 + P_3 C_3$$

$$C_4 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0)$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



What we have done :

We can calculate
of each adder from initial
Data. So we don't
have to wait for anything.

Carry Generator Circuit





$$S_i = a_i \oplus b_i \oplus c_i$$

$$S_i = P_i + C_i$$


$$S_0 = P_0 \oplus C_0 \quad j \quad S_1 = P_1 \oplus C_1$$


$$S_2 = P_2 \oplus C_2$$

Another way of looking at the equations :

C_0 : Given initially



$$C_1 : Q_0 + P_0 C_0$$




$$C_2 \equiv : G_1 + P_1 (G_0 + P_0 C_0)$$


$$: G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$\underline{\underline{C_3}} : \underline{\underline{\bar{Q}_2}} + P_2 Q_1 + P_2 P_1 Q_0 + P_2 P_1 P_0 C_0$$



$$\sum_{i=0}^4 C_i = \underline{\underline{Q_3}} + \underline{\underline{P_3 Q_2}} + \underline{\underline{P_3 P_2 Q_1}} + \underline{\underline{P_3 P_2 P_1 Q_0}} \\ + \underline{\underline{P_3 P_2 P_1 P_0 C_0}}$$



Some Observations about Carry equations

- ① C_i has $(i+1)$ product terms.


$$\underline{\underline{C_2}} = C_1 + P_1 C_0 + P_1 P_0 C_0$$

$\swarrow \qquad \qquad \searrow$
3 terms




So the fan-in of OR gate
required for :





1 OR gate
2 AND gate

fanin = 3





② for any $C_i j$ what is the maximum fan-in of AND gate required:

$$= i + 1$$

$\underbrace{\hspace{1cm}}$


for C_i : 1 OR gate;
: i AND gates


CLA adder :


1

When fan-in is unlimited
(of any gate)

Assume Basic Gates Delay = δ
AND, NOT, OR







Every carry is Available at 58.

Ex OR using basic gates (OR, AND, NOT)







- Consider the i -th stage in the addition process.
- We define the *carry generate* and *carry propagate* functions as:

$$G_i = A_i \cdot B_i$$

$$P_i = A_i \oplus B_i$$

- $G_i = 1$ represents the condition when a carry is generated in stage- i independent of the other stages.
- $P_i = 1$ represents the condition when an input carry C_i will be propagated to the output carry C_{i+1} .
- We can generate the output carry in terms of G_i and P_i .



$$C_{i+1} = G_i + P_i \cdot C_i$$



(using carry lookahead logic)

$$P_i = A_i \oplus B_i$$


$$G_i = A_i B_i$$

The output sum and carry are:

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

- ✓ G_i -called a **carry generate**, and it produces a carry of **1** when both A_i and B_i are **1**.
- ✓ P_i -called a **carry propagate**, it determines whether a carry into stage **i** will propagate into stage **i + 1**.



Full Adder with P and G



$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

the output sum and carry can respectively be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

G_i is called a *carry generate*, and it produces a carry of 1 when both A_i and B_i are 1, regardless of the input carry C_i . P_i is called a *carry propagate*, because it determines whether a carry into stage i will propagate into stage $i + 1$ (i.e., whether an assertion of C_i will propagate to an assertion of C_{i+1}).



- ✓ The *Boolean function* for the carry outputs of each stage and substitute the value of each C_i from the previous equations:

$$\left\{ \begin{array}{l} C_0 = \text{input carry} \\ C_1 = G_0 + P_0 C_0 \\ C_2 = G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0) \\ \quad = G_1 + P_1 G_0 + P_1 P_0 C_0 \\ C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 G_0 + P_1 P_0 C_0) \\ \quad = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \end{array} \right\}$$




Design of 4-bit CLA Adder

$$C_4 = G_3 + G_2P_3 + G_1P_2P_3 + G_0P_1P_2P_3 + C_0P_0P_1P_2P_3$$

$$C_3 = G_2 + G_1P_2 + G_0P_1P_2 + C_0P_0P_1P_2$$

$$C_2 = G_1 + G_0P_1 + C_0P_0P_1$$

$$C_1 = G_0 + C_0P_0$$




$$S_0 = A_0 \oplus B_0 \oplus C_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$






- The three Boolean functions C_1 , C_2 and C_3 are implemented in the **carry lookahead generator.**

The two level-circuit for the output carry C_4 is not shown, it can be easily derived by the equation.

- C_3 does not have to wait for C_2 and C_1 to propagate, in fact C_3 is propagated at the same time as C_1 and C_2 .

Since the Boolean function for each output carry is expressed in sum-of-products form, each function can be implemented with one level of AND gates followed by an OR gate (or by a two-level NAND).



Logic Diagram for Carry Lookahead Generator

Carry Generator Circuit:


at two levels: AND — OR
implementation



The construction of a **four-bit adder with a carry lookahead scheme** is the following:




four-bit
adder
with a
carry
look
ahead
scheme





G_i and P_i Generator

3δ



4-bit Carry Look Ahead Circuit

2δ

C₃

C₂

C₁

C₀

3δ

xor

xor

xor

xor

C₄

S₃

S₂

S₁

S₀

Total Time = 8δ