



Adder

1. Half Adder



Combinational Logic Design

Binary Adder-Subtractor

Objectives:

1. Half Adder.
2. Full Adder.
3. Binary Adder.
4. Binary Subtractor.
5. Binary Adder-Subtractor.



If you recall, what we have discussed so far; We have looked at different ways of realizing/writing a given function in the form of an expression; sum of products, product of sums, canonical SOP, canonical POS etc.

And we talked about several methods using which you can minimize the size of the expression so that the resulting gates level realization becomes cheaper in some respect : Number of gates can be less and the size(number of inputs to the gate) of each gate can also be smaller.

Now, let us look at some real circuits and how you can design those circuits and apply them in various applications. So, we shall be looking at the design of such basic building blocks which can be used to build larger systems.



We have already seen some fundamental circuits, like,

- Multiplexer
- Decoder
- Demultiplexer
- Encoder, etc.

Now we look at the most fundamental thing that we need in many many applications.

Think of an Adder, we need to add numbers in almost any applications you can think of. So, we shall be talking about the design of adders.



We will study Addition of Unsigned Numbers. After that we will see how to handle addition of signed numbers, using the same circuits we design for Addition of Unsigned Numbers.





Unsigned Addition \hookrightarrow most of the part of this lecture.

Signed Addition
Subtraction } at the end

CLASSES



Digital computers perform a variety of information-processing tasks. Among the functions encountered are the various arithmetic operations. The most basic arithmetic operation is the addition of two binary digits. Adder is a digital logic circuit that implements addition of binary numbers. Adder's circuit forms a basic component of ALU (Arithmetic Logic Unit). This simple addition consists of four possible elementary operations: $0 + 0 = 0$, $0 + 1 = 1$, $1 + 0 = 1$, and $1 + 1 = 10$. The first three operations produce a sum of one digit, but when both augend and addend bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is called a carry. When the augend and addend numbers contain more significant digits, the carry obtained from the addition of two bits is added to the next higher order pair of significant bits. A combinational circuit that performs the addition of two bits is called a half adder. One that performs the addition of three bits (two significant bits and a previous carry) is a full adder.



In electronics an adder is digital circuit that perform addition of numbers. In modern computer adder reside in the arithmetic logic unit (ALU). Adders are important not only in the computer but also in many types of digital systems in which the numeric data are processed.

We first study the half adder circuit, from which we develop the full adder. Connecting n full adders in cascade produces a binary adder for two n -bit numbers.



Before designing a binary adder, let us know some basic rules of binary addition. The most basic **binary addition** is addition of two single bit **binary numbers** that is addition of two binary digits.

The binary digits are 0 and 1. Hence, there must be four possible combinations of binary addition of two binary bits :

In the above list, first three binary operations result in one bit but fourth one result in two bits. In one bit binary addition, if augend and addend are 1, the sum will have two digits.

The higher significant bit (HSB) or Left side bit is called carry and the least significant bit (LSB) or right side bit of the result is called sum bit. The logical circuit performs this one bit binary addition is called half adder.

$$\begin{array}{l} \textcolor{blue}{0} + \textcolor{blue}{0} = \textcolor{blue}{0} \\ \textcolor{blue}{0} + \textcolor{blue}{1} = \textcolor{blue}{1} \\ \textcolor{blue}{1} + \textcolor{blue}{0} = \textcolor{blue}{1} \\ \textcolor{blue}{1} + \textcolor{blue}{1} = \textcolor{blue}{10} \end{array}$$



Binary Adder

- Binary Addition
 - single bit addition


x	y	$x + y$ (binary sum)
0	0	= 0
0	1	= 1
1	0	= 1
1	1	= 10 (binary, i.e. 2 in base-10)



Addition of two 1-bit numbers (there are four possible cases)

x	0	0	1	1
$+ y$	$+ 0$	$+ 1$	$+ 0$	$+ 1$
$c \ s$	0 0	0 1	0 1	1 0





Binary
Addition

Binary Addition

most fundamental opn.
Addition of two bits.

$$1 + 1 = 2 = \underline{\underline{10}}$$

$$1 + 0 + 1 = 2 = \underline{\underline{10}}$$



Add two bits : Half Adder ✓

opn

Add three bits : full Adder ✓

opn

Add two multi-bit binary numbers : { Ripple carry Adder ✓
CLAU ✓



1. Half Adder

Half Adder: is a combinational circuit that performs the addition of two bits, this circuit needs two binary inputs and two binary outputs.

Inputs		Outputs	
X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table

The simplified Boolean function from the truth table:

$$\left\{ \begin{array}{l} S = \bar{X}Y + X\bar{Y} \\ C = XY \end{array} \right. \quad 1 \} \text{ (Using sum of product form)}$$

Where **S** is the sum and **C** is the carry.

$$\left\{ \begin{array}{l} S = X \oplus Y \\ C = XY \end{array} \right. \quad 2 \} \text{ (Using XOR and AND Gates)}$$

Half Adder ! \Rightarrow Add two bits

Binary Add	Decimal sum	Binary sum
$0 + 0 =$	0	= 00
$0 + 1 =$	1	= 01
$1 + 0 =$	1	= 01
<u>$1 + 1 =$</u>	2	= 10



Let x, y be two binary bits : $x \rightarrow 0/1$
 $y \rightarrow 0/1$


$$\begin{array}{r} x \\ + y \\ \hline \text{sum bit} \\ \cancel{\text{carry bit}} \end{array}$$

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$



Block Diagram of HA.



Digital Logic


x	y	c	s
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	0

i/p of HA *o/p of HA*

$c = xy$


$s = x \oplus y$

\rightarrow AND \rightarrow EXOR



Implementation of HA using logic GATES:

$$\begin{aligned} S &= x \oplus y \\ C &= xy \end{aligned}$$



✓ AND,
✓ Exor


implementation of HA





two level AND - OR implementation of XA;


$$S = x \oplus y = x\bar{y} + \bar{x}y$$

$$C = xy$$






Propagation Delay: Time taken by a Dis. CKT to respond / react to the input changes /



input Applied
before producing correct op.
for ex: logic gate: NOT gate; OR gate etc






EP: typing on keyboard:

You typing: a b c

Screen:





Q 1 :

If we say that “t” is the delay of a AND, OR, Exor, NOT gate etc, then what is the delay of Half Adder ? 






Q 1 :

If we say that "t" is the delay of a AND, OR, Exor, NOT gate etc, then what is the delay of Half Adder ?

Ans:

t




$$\max(\text{delay of } s, \text{delay of } c) = t$$

Mistake: for prev. Ques., if we take
AND-OR implementation of HA ;
then critical path is generation of S.

Delay of C : t

Delay of S : $3t$

Delay of HA: $3t$ ✓





Delay of any Circuit:

longest possible Delay in a
Circuit.

Critical Path



Q 2 :

Exclusive-OR is sometimes not regarded as a basic gate.

Assume that AND, OR, NOT gate are basic gates.

If we say that “t” is the delay of a basic gate and we can only use basic gates in any circuit implementation, then what is the delay of Half Adder ?



Q 2 :

Exclusive-OR is sometimes not regarded as a basic gate.

Assume that AND, OR, NOT gate are basic gates.

If we say that "t" is the delay of a basic gate and we can only use basic gates in any circuit implementation, then what is the delay of Half Adder ?

Ans: $3t$

Cannot use ExOR-AND implementation of HA .

Delay of $S = 3t$

Delay of $C = t$

Delay of HA = $3t$



Q 3 :

Exclusive-OR is sometimes not regarded as a basic gate.

Assume that AND, OR, NOT gate are basic gates. Assume inputs are available in original and complementary form.

If we say that “t” is the delay of a basic gate and we can only use basic gates in any circuit implementation, then what is the delay of Half Adder ?





Q 3 :

Exclusive-OR is sometimes not regarded as a basic gate.

Assume that AND, OR, NOT gate are basic gates. Assume inputs are available in original and complementary form.

If we say that "t" is the delay of a basic gate and we can only use basic gates in any circuit implementation, then what is the delay of Half Adder ?

Ans : $2t$

Delay of S : $2t$
" " $C = t$

Delay of HA = $2t + 2t$
Delay = $2t$