



Lecture: 23

SRK to Everyone 8:14 PM


S

Hi sir just had the glimpse of
journey of program again and
waiting for the memory
management movie 🎬

🍿 5 💎 1



Operating Systems



may be on even
different machine



Operating Systems

The Journey of a Program

From Writing to running



50:47

The Journey of a Program | The Big Picture | Compiler, Linker, Assembler, and Loader.

1.2K views • 3 months ago



GO Classes for GATE CS

----- Feel free to Contact Us for any query. ➤ GO Classes Contact : (+91)63025 36274 ...

CLAPERS



www.goclasses.in

main ()

{

int x = 1;

}

x is at

Load a, 1

some address "a"



x

x

x

x

assume
==

0x 0000
.
.
.
0x ffff





compiler
assume
whole memory
is available
to me.

==



Operating Systems

Two programs one memory




if compiler assume that
any program start
address is "0"
then we can not
have 2 programs at same
time in MM.



{ we can not ask compiler to generate
physical addresses.



GO
CLASSES






Relocation

- One way to achieve this is to relocate program at different addresses






Two processes, one memory?





- Process is contiguously stored in main memory
- Process start from "base" address
- each process has its base address
- Base address is maintained in H/w register called base register
- we can store process base address into PCB.
- at time of context switch we will (just like other registers) load base register value corresponding to the particular process

Address TRANSLATION IN BASE Setup



$$4 \times 1024 = 4096$$






GO
CLASSES



Two processes, one memory?





Logical vs. Physical Address

- Logical address –

Generated by the CPU.

A programmers sees this.

(`printf("%p", &a)` prints logical address)

- Physical address –

Address sent to the RAM (or ROM, or IO) for a read or write operation

The user program deals with logical addresses; it never sees the real physical addresses



A note -


For two different programs in Main Memory at the same time, logically there addresses could be same.

But their physical address will be different




logically addresses
could be same but
physical add. will
be diff.

What if Process1 generate some illegal address ?



What if Process1 generate some illegal address ?



current mode!
(in prev slide)
allow this without
hesitation but we
should not
allow this



Memory Management Challenges

- Locating data in memory
 - ◆ Where is each processes' data located in memory?
- Protection
 - ◆ Processes should not be able to read or write each others' memory
 - ◆ Processes should not be able to corrupt OS memory
- Efficiency
 - ◆ Should support many processes at once



Base and Bound *→ (limit register)*

- 2 hardware registers: base and bound
- A process can only access physical memory in [base, base+bound)



Base and Bound

→ (limit register)

- 2 hardware registers: base and bound
- A process can only access physical memory in [base, base+bound)

↓ Process size

Process size = bound (limit)

logical address = $[0, \frac{\text{bound}-1}{\text{limit}-1}]$ or $(0, \frac{\text{bound}}{\text{limit}})$

$$\text{base} = 1036$$

$$\frac{\text{Process size}}{\text{logical address range}} = 100K = 102400$$

$$\text{logical address range} = [0, 102400)$$


$$\text{Physical address range} = [1036, 1036 + 102400)$$





Base and Bound

- 2 hardware registers: base and bound
- A process can only access physical memory in [base, base+bound)
- On a context switch:
 - Save/restore base and bound registers

ES







$$\text{base} \equiv 1036$$


$$\overbrace{\text{Process size}} = 100K = \underline{102400}$$

$$\text{logical address range} = [0, 102400)$$


$$\text{physical address range} = [1036, 1036 + 102400)$$

$$\text{Bound reg. value} \equiv 100K = 102400$$

$$[0, 102400) \rightarrow 102399$$



Operating Systems





Quiz: Who Controls Base Register?

- What entity should do the address translation with base register?

- 1) User Process
- 2) OS
- 3) HW

→ actually using base reg.

- What entity should modify the base register?

- 1) User Process
- 2) OS
- 3) HW

CLASSES



Quiz: Who Controls Base Register?

- What entity should do the address translation with base register?

- 1) User Process
- 2) OS
- 3) HW

- What entity should modify the base register?

- 1) User Process
- 2) OS
- 3) HW


https://compas.cs.stonybrook.edu/~nhonarmand/courses/fa17/cse306/slides/05-virtual_memory.pdf



Base+Bounds Advantages

- Provides protection across address spaces
- Supports dynamic relocation (*was in Base reg alone too*)
- Simple, inexpensive, fast HW implementation
 - Few registers, little logic in MMU *→ hardware*
- Simple context switching logic
 - Save and restore a couple of registers

ES





Base+Bounds Disadvantages


Meeting Chat

Arturo Gangwar to Everyone 9:25 PM
problem might be here is that we are forced to move whole process to MM

963 2319 4199 to Everyone 9:26 PM
process size is fixed


Akash Maji to Everyone 9:26 PM
management of base and limit values by OS

AM ...
must know process sizes




Base+Bounds Disadvantages

- Each process must be allocated contiguously in physical memory



https://compas.cs.stonybrook.edu/~nhonarmand/courses/fa17/cse306/slides/05-virtual_memory.pdf

Why not just Base and Bound?



<https://www.cs.unm.edu/~crandall/operatingsystems20/slides/14-Address-Space-Segmentation.pdf>



Segmentation



we will divide into some
chunks and store chunks
independently in memory


we are NOT (currently)
sayin hard disk

GO
CLASSES




Segmentation

- Split each process' logical address space into multiple segments
- Segment: variable-sized area of memory
- Natural extension of base and bound
 - ◆ Base and bound: 1 segment per process
 - ◆ Segmentation: many segments per process





Operating Systems




multiple segments for each process, and one pair of base and bound for each segment



Segmentation

- Segment map
 - One per process
 - Holds base and bounds registers, permissions for each segment
- Context switch
 - Save/restore table or pointer to table in kernel memory

STBR
=====




SES

Segment table
or segment map

STBR \leftarrow for every process value will be different

Segment
table
base
register



Store this in
main memory

Operating Systems

GO Classes

G 60

Akash Maji to Everyone 9:42 PM

AM

some fixed format of executable code

Akash Maji to Everyone 9:43 PM

AM

.data
.bss
.text

something like that

a .ext
has fixed
format

Contiguous logical

address space

Stack

Heap

Static Data

Code

OS

Stack

Code

Heap

Static Data

0xFFFFFFFF


Noncontiguous physical address space

0x00000000






Operating Systems




❖ Address space mapping




0x1200

= (0001 0010 0000 0000)


logical address



within the
segment
how much to go




Address translation in Segmentation




what could be max
offset for any seg.
< bound of that seg

Address Translation in segmentation



Example 1 : Address Translation ..




find out PA corresponding to 100 ?



Seg table


■ The offset of 100 is 100.

- The code segment starts at address 0 in address space.



<https://www.cs.unm.edu/~crandall/operatingsystems20/slides/14-Address-Space-Segmentation.pdf>

Example 2 : Address Translation ..




PA for 4200

34K +



Example 2 : Address Translation ..



PA for 4200

base offset
 \downarrow \downarrow
 $34K + 104$

offset :



$$4 \times 1024 = \underline{\underline{4096}}$$

$$4200 - \underline{\underline{4096}} = \underline{\underline{104}}$$


- The offset of address 4200 is 104.

- The heap segment starts at address 4096 in address space.

Segment	Base	Size
Heap	34K	2K



$$4200 - 4096 = \underline{\underline{104}} \leftarrow \text{offset}$$






Address Translation on Segmentation

physical address = offset + base






Address Translation on Segmentation



get base address of the particular seg. using seg. table

Address Translation on Segmentation




Basic idea of Segmentation




→ we can divide process and store in MM at non contiguous location.

(forget about address translation for now)

Segment sizes are fixed




at runtime the sizes of segments may change than what we initially thought






Segmentation is ok... but






What if process needs more memory?




What if process needs more memory?





Operating Systems

You can move P2 in memory



Ankita to Everyone 10:30 PM

A

sir u told stack nd heap are not fixed size segments but u also told seg size fixed?

Segments


are of

fixed sizes

but

Stack , heaps are not

Stack
Segment



this may
grow

→ if there

is empty space
in m m the
just change
bound

→ otherwise relocate some proc



Problems with segments

- Segments are somewhat inconvenient
 - Relocating or swapping the entire process takes time






Operating Systems

❖ Problems

- External fragmentation

- Segments of many different sizes have to be allocated contiguously
- This problem also applies to base and bound schemes

← space is available
but not contiguously



→ only base reg.

- No protection
- Cont. memory needed
- external frag.

→ Base + Bound

- Protection ✓
- Cont. memory needed
- external frag.

Segmentation

(multiple base and bound)

- Protection ✓
- Cont. mem needed ✓
- external frag.

→ seg. size is fix but heap/stack are not fixed