






Multiplexer with Enable Input

CPU:
Control unit
brain of CPU



"Enable input"



Enable input : like on/off switch

ON : Circuit works normally


OFF : Circuit Idle ($Op = 0$)



Next Topic:

Mux with Enable Input

CLASSES



E	S	$f(E, a, b, S)$
0	X	0 → mux idle.
1	0	a
1	1	b

→ mux working
Normally C

Analogy:



Safety ✓

{ ON

Gun
Idle

OFF
work (The)
The;

Q: Power button
on Laptop


{ Off : Laptop Idle

ON : " works

Enable
input

Data

Control inputs



E	S_1	S_0	$Y(E, S_1, S_0, D_3, D_2, D_1, D_0)$
0	X	X	
1	0	0	
1	0	1	
1	1	0	D_0
1	1	1	D_1
			D_2
			D_3

} mux idle

mux working



Enable E

Active low
Enable

E = 0

Circuit works

E = 1

"

Idle

Active High
Enable

E = 1

Circuit Works

E = 0

"

Idle.




Active low Enable;

Select Input S0	Enable Input E	Output Y
X	1	0
0	0	$Y=D_0$
1	0	$Y=D_1$

Active High Enable :

mux with



E	S	$f(E, S, I_0, I_1)$
0	X	0
1	0	I_0
1	1	I_1


$$f = E \bar{S} I_0 + E S I_1 = E (\bar{S} I_0 + S I_1)$$




$$f(E, S, I_1, I_0) = E \cdot (\bar{S} I_0 + S I_1)$$

$$\left\{ \begin{array}{l} E = 0 \Rightarrow f = 0 \\ E = 1 \Rightarrow f = \bar{S} I_0 + S I_1 \end{array} \right.$$

Implementation using logic gates:



MUX with Active low Enable:







$$f_{(E, S, I_1, I_0)} = \overline{E} \left(\overline{S} I_0 + S I_1 \right)$$

$$\begin{cases} E=0 \Rightarrow f=\overline{S} I_0 + S I_1 \\ E=1 \Rightarrow f=0 \end{cases}$$

Implementation using logic gates:




Implementation using logic gates:



Multiplexers

- Combinational circuit that selects binary information from one of many input lines and directs it to one output line






Analogy: Railroad Switch




Analogy: Railroad Switch




This is not a perfect analogy because the trains can go in either direction, while the multiplexer would only allow them to go from top to bottom.

Circuit for 2-1 Multiplexer




(b) Circuit




(c) Graphical symbol

$$f(s, x_1, x_2) = \bar{s} x_1 + s x_2$$



(a) Logic diagram



(b) Block diagram

FIGURE 4.24

Two-to-one-line multiplexer



Next Topic:

Demultiplexer DeMux



mux

2^h input lines

1 output lines

n select lines

Select one input
to send on op

Demux

1 input line


2^h op lines

n select lines


Select one op line
to send the output Data.



mux





demux






Demux:








$$f = \underline{\bar{a}\omega} + \underline{ay}$$



1 x 2 Demux :



S	Y_0	Y_1
0	D	0
1	0	D


$Y_0 (D, S)$

$Y_1 (D, S)$



$$Y_0(D, S) = \overline{S}D + OS = \overline{S}D \vee$$

$$Y_1(D, S) = O\overline{S} + DS = SD \vee$$




1-to-4 Demultiplexer (Definition)

- Has one data input line: D
- Has two output select lines: w_1 and w_0
- Has four outputs: y_0 , y_1 , y_2 , and y_3
- If $w_1=0$ and $w_0=0$, then the output y_0 is set to D
- If $w_1=0$ and $w_0=1$, then the output y_1 is set to D
- If $w_1=1$ and $w_0=0$, then the output y_2 is set to D
- If $w_1=1$ and $w_0=1$, then the output y_3 is set to D
- Only one output is set to D. All others are set to 0.




Digital Logic



s_1	s_0	y_0	y_1	y_2	y_3
0	0	D	0	0	0
0	1	0	0	D	0
1	0	0	D	0	0
1	1	0	0	D	D



Digital Logic



s_1	s_0	y_0	y_1	y_2	y_3
0	0	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0



Next Topic:

Encoder



Encoding : Giving Code

People

A

B

Encoding

0

1

People

A

B

C

D

Binary Encoding

00

01

10

11



Encoding : Giving Code

People

a_0

a_1

⋮

a_{2^n-1}

Binary Encoding

00 - 0


00 - 1

n bits

1 1 . . 1




Encoding : Giving Code





Encoding : Giving Code





Encoding : Giving Code


$O = A = \text{Power}$

Keyboard $B = O$
Mouse $C = O$

$I = D = \text{Printer}$




Encoding : Giving Code





Encoding : Giving Code ✓





Encoders

(there are several types)





Next Topic:

Binary Encoders

= Allows "only one input to be 1" at a time.



Binary Encoder




Only


Can be 1 at a time.

one input signal

Analogy
Giving ~~care~~ to
people.



	γ_1	γ_0	
q	0	0	✓
b	0	1	✓
c	1	0	✓
ζ	1	1	✓



I_0	I_1	I_2	I_3		Y_1	Y_0
1	0	0	0		0	0
0	1	0	0		0	1
0	0	1	0		1	0
0	0	0	1		1	1

Remaining Combinations
Can NEVER occur

All Don't Cares




$$Y_1(I_3, I_2, I_1, I_0) = I_2 + I_3 \checkmark$$


$$Y_0(I_3, I_2, I_1, I_0) = I_1 + I_3 \checkmark$$



4x2 Binary Encoder implementation using logic gates


I_3	I_2	I_1	I_0	Y_1	Y_0	msB
0	0	0	1	0	0	
0	0	1	0	0	1	
0	1	0	0	1	0	
1	0	0	0	1	1	
0	0	0	0	X	X	Valid input Combinations
1	1	1	1	X	X	
0	1	1	0	X	X	
1	0	0	1	X	X	






$$Y_1 = \begin{cases} I_3 + I_2 \\ I_0' I_1' \end{cases}$$

both minimum
", correct
", top
", post



$$Y_0 = I_3 + I_1$$



$$Y_0 = I_2' I_0'$$




$$\begin{aligned} Y_o &= I_3 + I_1 \\ &= \overline{I_2} \overline{I_o} \end{aligned}$$

GO CLASSES



The Most General Case: 2^n -to- n binary encoder



4-to-2 Binary Encoder (Definition)

- Has four inputs: w_3 , w_2 , w_1 , and w_0
- Has two outputs: y_1 and y_0
- Only one input is set to 1 (“one-hot” encoded). All others are set to 0.
 - If $w_0=1$ then $y_1=0$ and $y_0=0$
 - If $w_1=1$ then $y_1=0$ and $y_0=1$
 - If $w_2=1$ then $y_1=1$ and $y_0=0$
 - If $w_3=1$ then $y_1=1$ and $y_0=1$



Truth table for a 4-to-2 binary encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


The inputs are “one-hot” encoded




Example :

Octal \rightarrow binary

Encoder







$I_0 =$
 $I_1 =$
 $I_2 =$
 $I_3 =$
 ~~$I_4 =$~~
 $I_5 =$
 $I_6 =$
 $I_7 =$






TABLE Truth Table for Octal-to-Binary Encoder

Inputs									Outputs		
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0		A_2	A_1	A_0
0	0	0	0	0	0	0	1		0	0	0
0	0	0	0	0	0	1	0		0	0	1
0	0	0	0	0	1	0	0		0	1	0
0	0	0	0	1	0	0	0		0	1	1
0	0	0	1	0	0	0	0		1	0	0
0	0	1	0	0	0	0	0		1	0	1
0	1	0	0	0	0	0	0		1	1	0
1	0	0	0	0	0	0	0		1	1	1

Circuit for a 4-to-2 binary encoder


$$Y_1 = w_3 + w_2$$

$$= \overline{w_0}$$

$$Y_0 = w_3 + w_1$$

$$= \overline{w_2}$$

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1




Circuit for a 4-to-2 binary encoder

$$\begin{aligned} Y_1 &= w_3 + w_2 \\ &= \overline{w_0} \end{aligned}$$

$$\begin{aligned} Y_0 &= w_3 + w_1 \\ &= \overline{w_2} \end{aligned}$$

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1




Circuit for a 4-to-2 binary encoder

$$\begin{aligned} Y_1 &= w_3 + w_2 \\ &= \overline{w_0} \end{aligned}$$


$$\begin{aligned} Y_0 &= w_3 + w_1 \\ &= \overline{w_2} \end{aligned}$$

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



Circuit for a 4-to-2 binary encoder


w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1





Circuit for a 4-to-2 binary encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



Circuit for a 4-to-2 binary encoder


w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

As this level of abstraction we need that w_0 input for this to be a proper 4-to-2 binary encoder.



Circuit for a 4-to-2 binary encoder


w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1





Circuit for a 4-to-2 binary encoder


w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1





Circuit for a 4-to-2 binary encoder


w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1





Circuit for a 4-to-2 binary encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



Expressions for 4-to-2 binary encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	0		
0	0	0	1	0	0
0	0	1	0	0	1
0	0	1	1		
0	1	0	0	1	0
0	1	0	1		
0	1	1	0		
0	1	1	1		
1	0	0	0	1	1
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	1	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



Valid input
Combinations


Expressions for 4-to-2 binary encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	0	d	d
0	0	0	1	0	0
0	0	1	0	0	1
0	0	1	1	d	d
<hr/>				0	0
0	1	0	0	1	0
0	1	0	1	d	d
0	1	1	0	d	d
0	1	1	1	d	d
<hr/>				1	1
1	0	0	0	1	d
1	0	0	1	d	d
1	0	1	0	d	d
1	0	1	1	d	d
<hr/>				d	d
1	1	0	0	d	d
1	1	0	1	d	d
1	1	1	0	d	d
1	1	1	1	d	d

W₃ W₂

W ₁ W ₀	00	01	11	10
00	d	0	d	1
01	0	d	d	d
11	d	d	d	d
10	1	d	d	d

$$y_0 = (w_1 + w_3)$$




Expressions for 4-to-2 binary encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	0	d	d
0	0	0	1	0	0
0	0	1	0	0	1
0	0	1	1	d	d
<hr/>				1	0
0	1	0	0	d	d
0	1	0	1	d	d
0	1	1	0	d	d
0	1	1	1	d	d
<hr/>				1	1
1	0	0	0	d	d
1	0	0	1	d	d
1	0	1	0	d	d
1	0	1	1	d	d
<hr/>				d	d
1	1	0	0	d	d
1	1	0	1	d	d
1	1	1	0	d	d
1	1	1	1	d	d

$w_3 \backslash w_2$	00	01	11	10
$w_1 \backslash w_0$	00	1	d	1
00	d	0	d	d
01	0	d	d	d
11	d	d	d	d
10	0	d	d	d

$$y_1 = (w_3 + w_2)$$





Encoder

The diagram shows a circular encoder disc with four tracks. The top track is labeled $\underline{\omega_0}$, the second track from the top is labeled $\underline{\omega_1}$, the third track is labeled $\underline{\omega_2}$, and the bottom track is labeled $\underline{\omega_3}$. A vertical line with a bracket extends downwards from the center of the disc, indicating the output of the encoder.

Encoding

$\underline{\omega_0}$	$\underline{\omega_1}$	$\underline{\omega_2}$	$\underline{\omega_3}$	Y ₁	Y ₀
0	0	0	0	0	0
0	0	0	1	1	0
0	1	0	0	0	1
1	0	0	0	1	1




Next Topic:

Priority Encoders

I/O Devices

CPU





I/O Devices

highest priority

CPU

I = Power supply

I = keyboard

I = mouse

I = printer



lowest priority

I/O Devices

highest priority

CPU


L = Power supply

X = keyboard

X = mouse

X = printer

Don't care



lowest priority



I/O Devices

highest priority


CPU

O = Power supply

I = Keyboard

I = mouse

O = Printer



lowest priority

I/O Devices

Highest priority

CPU


O = Power supply

I = keyboard

{ X = mouse

X = printer

Only care



lowest priority

By Default ;

$w_0 = \text{lowest priority}$

$w_3 = \text{Highest priority}$

for
Priority
Order,



I/O Devices

highest priority


CPU

O = power supply

O = keyboard

O = mouse

I = printer



lowest priority



I/O Devices

highest priority


CPU

O = Power supply

O = keyboard


I = mouse

X = Printer
Don't care



lowest priority

Priority Encoder : One Additional output




GO
CLASSES

Some one needs
attention



Digital Logic



Power supply

ω_3	ω_2	ω_1	ω_0	y_1	y_0	Σ
1	X	X	X	1	1	1
0	1	X	X	1	0	1
0	0	1	X	0	1	1
0	0	0	1	0	0	1
0	0	0	0	0	0	0



$$\gamma_1 = \omega_3 + \overline{\omega_3} \quad \omega_2 = \underline{\underline{\omega_3 + \omega_2}}$$

$$\gamma_0 = \omega_3 + \overline{\omega_3} \quad \overline{\omega_2} \quad \omega_1$$

$$\gamma_0 = \omega_3 + \overline{\omega_2} \omega_1 \quad \checkmark$$

$$a + \bar{a}b =$$

$$a + b$$



$Z \neq$ Enable input

Special op in Priority Encoder

input



$Z = 1$ iff at least one input
 $= 1$.

✓

$$Z = \boxed{\omega_3 + \omega_2 + \omega_1 + \omega_0}$$

4-to-2 Priority Encoder (Definition)

- Has four inputs: w_3 , w_2 , w_1 , and w_0
- Has two primary outputs: y_1 and y_0
- Has one other output: z
- The inputs are NOT “one-hot” encoded.
- More than one input can be set to 1 but they have priorities associated with them: w_3 – highest priority and w_0 – lowest priority.
- $y_1=0$ and $y_0=0$ (if $w_0=1$ and $w_3=w_2=w_1=0$)
- $y_1=0$ and $y_0=1$ (if $w_1=1$ and $w_3=w_2=0$)
- $y_1=1$ and $y_0=0$ (if $w_2=1$ and $w_3=0$)
- $y_1=1$ and $y_0=1$ (if $w_3=1$)

4-to-2 Priority Encoder (Definition)

- Has four inputs: w_3 , w_2 , w_1 , and w_0
- Has two primary outputs: y_1 and y_0
- Has one other output: z
- The inputs are NOT “one-hot” encoded.
- More than one input can be set to 1 but they have priorities associated with them: w_3 – highest priority and w_0 – lowest priority.
- $y_1=0$ and $y_0=0$ (if $w_0=1$ and $w_3=w_2=w_1=0$)
- $y_1=0$ and $y_0=1$ (if $w_1=1$ and $w_3=w_2=0$) **w_0**
- $y_1=1$ and $y_0=0$ (if $w_2=1$ and $w_3=0$) **w_0, w_1**
- $y_1=1$ and $y_0=1$ (if $w_3=1$) **w_0, w_1, w_2**

these have lower priorities
and can be either 0 or 1.

4-to-2 Priority Encoder (Definition)

- Has four inputs: w_3 , w_2 , w_1 , and w_0
- Has two primary outputs: y_1 and y_0
- Has one other output: z
- The inputs are NOT “one-hot” encoded.
- More than one input can be set to 1 but they have priorities associated with them: w_3 – highest priority and w_0 – lowest priority.
- $y_1=0$ and $y_0=0$ (if $w_0=1$ and $w_3=w_2=w_1=0$)
- $y_1=0$ and $y_0=1$ (if $w_1=1$ and $w_3=w_2=0$)
- $y_1=1$ and $y_0=0$ (if $w_2=1$ and $w_3=0$)
- $y_1=1$ and $y_0=1$ (if $w_3=1$)
- $z = 0$ if $w_3=w_2=w_1=w_0=0$; otherwise $z=1$.

Truth table for a 4-to-2 priority encoder (abbreviated version)

w_3	w_2	w_1	w_0		y_1	y_0	z
0	0	0	0		d	d	0
0	0	0	1		0	0	1
0	0	1	x		0	1	1
0	1	x	x		1	0	1
1	x	x	x		1	1	1

implies
all
inputs
are
0.

Truth table for a 4-to-2 priority encoder (abbreviated version)

✓ $Y_1 = w_3 + w_2$

✓ $Y_0 = w_3 + \bar{w}_2 w_1$

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1

implies
all
inputs
are
0.

w_3	w_2	w_1	w_0	y_1	y_0	z
1	x	x	x	1	1	1
0	1	x	x	1	0	1
0	0	1	x	0	1	1
0	0	0	1	0	0	1
0	0	0	0	x	x	0

w_3	w_2	w_1	w_0	y_1	y_0	
1	0	0	0	1	1	1
1	0	0	1	1	0	1
1	0	1	0	1	0	0
1	0	1	1	0	1	1
1	0	1	0	0	0	0
1	0	0	1	0	1	1
1	0	0	0	1	0	1
1	0	0	0	0	1	1
1	1	1	1	1	1	1



Digital Logic

$w_3 \ w_2 \ w_1 \ w_0$	$y_1 \ y_0$	z	$w_3 \ w_2 \ w_1 \ w_0$	$y_1 \ y_0$
1 x x x	1 1	1	0 0 1 0	1 0
0 1 x x	1 0	1	0 1 0 1	1 0
0 0 1 x	0 1	1	0 1 1 0	1 0
0 0 0 1	0 0	1	0 0 1 0	0 1
0 0 0 0	x x	0	0 0 1 1	0 1
			0 0 0 1	1 0
			0 0 0 0	x x

Truth table for a 4-to-2 priority encoder

	w ₃	w ₂	w ₁	w ₀	y ₁	y ₀	z
0 0 0 0	0	0	0	0	d	d	0
0 0 0 1	0	0	0	1	0	0	1
0 0 1 x	0	0	1	0	0	1	1
	0	0	1	1	0	1	1
0 1 x x	0	1	0	0	1	0	1
	0	1	0	1	1	0	1
	0	1	1	0	1	0	1
	0	1	1	1	1	0	1
1 x x x	1	0	0	0	1	1	1
	1	0	0	1	1	1	1
	1	0	1	0	1	1	1
	1	0	1	1	1	1	1
	1	1	0	0	1	1	1
	1	1	0	1	1	1	1
	1	1	1	0	1	1	1
	1	1	1	1	1	1	1

Expressions for 4-to-2 priority encoder

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
<hr/>						
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
<hr/>						
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
<hr/>						
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1


$w_3 \quad w_2$

$w_I \quad w_O$	00	01	11	10
00	d	1	1	1
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1

$$y_1 = w_3 + w_2$$

Expressions for 4-to-2 priority encoder

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1




$$y_0 = w_3 + w_1 \overline{w_2}$$

Expressions for 4-to-2 priority encoder

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

	w_3	w_2	00	01	11	10
00	0		1	1	1	1
01	1		1	1	1	1
11	1		1	1	1	1
10	1		1	1	1	1

$$Z = w_3 + w_2 + w_1 + w_0$$



$$Y_1 = \underline{w_3 + w_2}$$

$$Y_0 = w_3 + \overline{w}_2 w_1$$

$$\Sigma = w_0 + w_1 + w_2 + w_3$$

Circuit for the 4-to-2 priority encoder

