



Lecture 36 : Sequential Circuits

(36-37)

D, JK, T Flipflops

Clock Triggering



Recap:

→ Store a bit

SR FlipFlops


→ One bit

Storage Device



Store "0":

Store 0 \equiv Reset \equiv O/p 0
 \equiv State 0




two signals changed to store a bit.




Store "1":

Store 1 \equiv Set \equiv O/P 1
 \equiv State 1



two signals changed to store a bit.





Next Topic:

2. D Flipflop

CLASSES

D Flipflop = Data(storage) Flipflop



Idea of D flipflop :

To store a bit, just provide that bit on input, we will store it.

No need of changing two signals like SR.



Digital Logic

Store 0 :

Store 0 \equiv Reset $\equiv \sigma/p\ 0$



To make $Q_{next} = 0$; Present input $D = 0$

Store | $\hat{=}$

Store | \equiv Set $\equiv \sigma/p |$



To make $\underline{Q_{next}} = 1$; Present input $D = 1$

Data flip flop / D ff

Slogan of

D-ff:

One bit

Data storage

GO CLASSES

Data storage.

Nothing fancy, Just store your Data.

S R


<u>S R</u>	Q_{t+1}
0 1	0 <u>Reset</u>
1 0	1 <u>Set</u>
0 0	Q_t <u>Retain</u>
1 1	X <u>forbidden</u>

D - ff

Data


D	Q_{t+1}
0	0
1	1

Characteristic Table : / State Table :





Block Diagram:



State equation / Characteristic equation :

$$Q_{t+1} = f(D, Q_t)$$

$$Q_n = f(D, Q)$$

Next S/P

Present Input

Present S/P



Char. equation:

$$\boxed{Q_{t+1} = D}$$

whatever input you apply
now, will be the
next op (Present state)
Does not
matter

Truth Table: $Q_n = f(D, Q)$

Dummy Variable in D-ff

D	Q	Q_n
0	0	0
0	1	1
1	0	1
1	1	1

$Q_n = D$

$Q_n = D$

Excitation Table : (from SOP Point of view)



State
SOP

State
SOP



which input

Combination needed

Excitation Table : (from S/P Point of view)

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

whatever next state you want, just apply that as input.

Analog Y

Instagram:

Present

Q_t

Username

abc-123

$D = xyz_456$


next

Q_{t+1}

xyz-456




State Diagram: (State = Op = Stored Value)








State Diagram: (State \equiv Op \equiv Stored Value)



Implementation : (D) Using SR ff :




Implementation : D Using SR ff :




D	Q_{t+1}
0	0
1	1

Implementation : D Using SR ff :



D	Q_{t+1}
0	0 ✓
1	1


Implementation :







Implementation :


D using SR :




Using SR flip flop (of NOR implementation)









Design using SR flip flop (of NAND implementation)




D using SR flip flop (of NAND implementation)







D using SR



$S = R$ Never

Possible

Now,

When we
implement

D using SR.




Next Topic:

2. D Flipflop
CLASSES
Timing Diagram



Digital Logic






Motivation


- Dealing with two inputs (S and R) could be messy. For example, we may have to reset the latch before some operations in order to store a specific value but the reset may not be necessary depending on the current state of the latch.
- Why not have just one input and call it D.
- The D latch can be constructed using a simple modification of the SR latch.

Circuit Diagram for the Gated D Latch



This is the only
new thing here.

Circuit Diagram for the Gated D Latch




\overline{S}	\overline{R}	Q_a	Q_b
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0/1	1/0

(no change)


Figure 5.7a from the textbook

Circuit Diagram for the Gated D Latch



\bar{S}	\bar{R}	Q_a	Q_b
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0/1	1/0 (no change)


Circuit Diagram for the Gated D Latch



\bar{S}	\bar{R}	Q_a	Q_b
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0/1	1/0 (no change)

Figure 5.7a from the textbook


Circuit Diagram and Characteristic Table for the Gated D Latch



Clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1

Note that it is now impossible to have S=R=1.



Circuit Diagram and Characteristic Table for the Gated D Latch





Clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1

When $Clk=1$ the output follows the D input.
When $Clk=0$ the output cannot be changed.


Circuit Diagram and Graphical Symbol for the Gated D Latch



Timing Diagram for the Gated D Latch




Timing Diagram for the Gated D Latch




Clk=0

the gate is closed




Timing Diagram for the Gated D Latch



Clk=0


the gate is closed




The output Q cannot *change* in these intervals.

→ Time


Timing Diagram for the Gated D Latch



Clk=1




Timing Diagram for the Gated D Latch



Clk=1


the gate is open





The output Q is equal to D in these intervals.

→ Time

Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



The NOT gate is now in a different place.
Also, S and R are swapped.



Small Detour:

Clock Triggering
CLASSES
for Sequential Circuits(Flipflops)




Level-Sensitive v.s. Edge-Triggered



flip-flop:

Two ways to Design



flip-flop

Two ways
to

Design

- ff responds to Level of Clock
 - ① Positive level : +ve level Triggers ff
 - ② Negative level : -ve " " ff
- ff Responds to Edge of Clock
 - ① Rising Edge : +ve Edge Triggers ff
 - ② Falling Edge : -ve " " ff


flip-flop

4 ways
to

Design




- ① Positive level Triggers flip flop
- ② Negative level " "
- ③ +ve Edge " "
- ④ -ve Edge " "



Positive level Triggered D-FF

D-FF works when clock level = 1


Else D-FF Does not work (state or
Q/P Does not change)




(-ve) level Triggered D-FF

D-FF works when clock level = 0

Else D-FF Does not work (state or
Q/P Does not change)




If D-FF is
+ve Edge Triggered



+ve Edge Triggered D-FF

D-FF works only on Positive Edge

Else D-FF Does not work (State of
Q/P Does not change)



-ve Edge Triggered D-FF

D-FF works only on Negative Edge

Else D-FF Does not work (State of
 D/P Does not change)



(a) Response to positive level



(b) Positive-edge response



(c) Negative-edge response

FIGURE 5.8
Clock response in latch and flip-flop



Motivation


In some cases we need to use a memory storage device that can change its state no more than once during each clock cycle.



Edge-Triggered D Flip-Flops

CLASSES





The > means that this is edge-triggered

The small circle means that it is the negative edge




Q: In the following Timing Diagram of D-FF, find the Clock Triggering of D-FF?

Timing Diagram for the Gated D Latch


-Ve Edge Triggers)

No



Timing Diagram for the Gated D Latch


Positive Level Triggered



Timing Diagram for the Gated D Latch

+ve Edge Triggered?


No





Timing Diagram for the Gated D Latch

-ve level triggered?

No



Timing Diagram for the Gated D Latch




Note:


provided by user


Input can change anytime.

Triggering is related to $Q(t)$ (state) change.




Comparison of level-sensitive and edge-triggered D storage elements






Comparison of level-sensitive and edge-triggered D storage elements


The D Latch is Level-Sensitive
(the output mirrors the D input when $\text{Clk}=1$)






Comparison of level-sensitive and edge-triggered D storage elements


Positive-edge-triggered D Flip-Flop
(the output is equal to the value of D right at the positive edge of the clock signal)





Comparison of level-sensitive and edge-triggered D storage elements

Negative-edge-triggered D Flip-Flop
(the output is equal to the value of D right at the negative edge of the clock signal)



Note:

for any flip flop, "by Default"

Edge Triggering is used.

Why? \Rightarrow Within one time period (cycle) of clock, state (Q_P) can change only once.

D - ff :


$$Q_{t+1} = f(\text{clock}, D, Q_t)$$

for implementation, equation :-

$$\underline{Q_{t+1} = f(\cancel{\text{clock}}, D, Q_t)}$$

Reason:
D-ff
Can have
any
Triggering.

D-FF (-ve level Triggered)



D-FF (+ve level Triggered)

Clock

0

1

1

D

0

1


Q_{t+1}

Q_t


No Response

0 }
1 } working

D-FF (+ve Edge Triggered)



D-FF (-ve Edge Triggered)





Next Topic:

3. JK Flipflop

S R
| |
J K

Similar to SR, but 11 Input Combination

usable

Characteristic table / State table :


S (Set) \leftarrow	J	K	Q_t	Q_{t+1}	J	K
0	0	0	Q_t	Q_t	0	0
0	0	1	Q_t	0	0	Reset
1	0	0	Q_t	1	0	Set
1	1	1	Q_t	Complement / Toggle	1	1

Annotations:

- R (Reset) is indicated above the second column.
- The third column is labeled Q_t .
- The fourth column is labeled Q_{t+1} .
- Handwritten notes on the right side of the table:
 - "Retain / No change" is written next to the first row.
 - "Reset" is written next to the second row.
 - "Set" is written next to the third row.
 - "Complement / Toggle" is written next to the fifth row.
 - A bracket groups the first three rows under the heading "SR".

Flipflop \Rightarrow one bit storage Device

Clocked latch



Store 0


Store 1

Unchanged / keep / Retain
Complement / Toggle

JK Flipflop \Rightarrow one bit storage Device

J

Clocked latch



Store 0

T	K
0	1

Store 1

1	0
---	---

Unchanged / Keep / Retain

Complement / Toggle




Clock Triggering :

any of these } +ve level Triggered JK FF
 -ve "
 +ve Edge " " " " } by Default
 -ve "
 " " " " }

$$Q_{t+1} = f(J, K, Q_t)$$

K-map of Q_{t+1}




)

J	K	Q_{t+1}
0	0	Q_t
1	0	1
0	1	0
1	1	\bar{Q}_t

$J=1$
 $K=0$

$$Q_{t+1} = f(J, K, Q_t)$$

K-map of Q_{t+1}






State equation (output equation) :
(characteristic equation)


$$Q_{t+1} = J \bar{Q}_t + \bar{K} Q_t \checkmark$$

$$Q_n = J \bar{Q} + \bar{K} Q \checkmark$$

Implementation:



MUX equation: $\Rightarrow f = \underline{\overline{s}}_a + \underline{\overline{s}}_b$




JK ff :

$$Q_n = (\overline{Q})J + (Q)\overline{K}$$

Implementation: Using MUX :

$$Q_n = J \bar{Q} + \bar{K} Q$$




Q_n, Q

Not Diff.
Op lines
Some
Op lines


Implementation: Using mux :

$$Q_n = J \bar{Q} + \bar{K} Q$$



Q_n, Q
J

Not diff.
of P lines
some
of P lines





Sequential Circuit : \Rightarrow feedback

flip flop

Counter

Register

finite state machines



feedback
feeds the
present state
back as input.




Sequential CK +

Output

$$Q_n = f(I, Q)$$

Present Input
 $I(p)$



Truth Table :

$$\underline{Q_n = f(J, K, Q)}$$

8 Rows

J	K	Q	$Q^+ = Q_n = Q_{t+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1

Retain

Reset

Set

Toggle

Excitation Table:

$Q \rightarrow Q_n$	J	K
$0 \rightarrow 0$		Retain/Reset
$0 \rightarrow 1$		Set/Toggle
$1 \rightarrow 0$		Reset/Toggle
$1 \rightarrow 1$		Retain/Set


Excitation Table:

Q	Q_n	J	K
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Excitation Table:

Q	Q_n	J	K
0	0	0	X
0	1		X
1	0	X	1
1	1	X	0

$$J = f(Q, Q_n)$$




K-map for

J

$J = Q_n$

$$K = f(Q, Q_n)$$



K-map for
 K

$$K = \overline{Q_n}$$



State Diagram:


JK - FF \Rightarrow

Two states
0 , 1

$JK = 00, 01$

$JK = 11, 10$

$JK = 00, 10$






State Diagram:



Jk - FF \Rightarrow


Two states
0 , 1



Implementation Using SR

Idea:






$Q \rightarrow$ with R

$\bar{Q} \rightarrow$ with S

Digital Logic


GO Classes

SR (of NOR)



JK

Implementation Using SR (of NOR)




Digital Logic


GO Classes

JK


Implementation Using SR (of NOR)



JK implementation using SR (of NAND)




JK implementation using SR (of NAND)






SR to JK ?




J K Flip flop

- Invented by Jack Kilby
- A JK is refinement of RS Flipflop in that the indeterminate state of the RS type is defined in the JK type.
- The inputs J and K behave exactly like inputs S and R to Set and reset Flip flop respectively. When J and K are 1, the Flip flop output is complemented with clock transaction.




Clk	J	K	Q(t+1)	
0	X	X	Q(t)	No change
1	0	0	Q(t)	No change
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Q'(t)	Compliment



Logic Circuit For JK Flip Flop Using SR Flip Flop


(Constructed From NOR Latch)





J	K	$Q(t+1)$	
0	0	$Q(t)$	Hold
0	1	0	Reset
1	0	1	Set
1	1	$\bar{Q}(t)$	Toggle

(b) Truth table



(c) Graphical symbol

JK Flip-Flop (how it works)

A more versatile flip-flop



If $J=0$ and $K=0$ it stays in the same state

If $J=1$ and $K=0$ it sets the output Q to 1

If $J=0$ and $K=1$ it resets the output Q to 0

If $J=1$ and $K=1$ it toggles the output Q

If $J=K$ then it behaves like a T flip-flop



negative edge
triggered

J	K	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$$Q^+ = JQ' + K'Q$$

next state

JK = 00 => no state change occurs

JK = 10 => the flip-flop is set to 1, independent of the current state

JK = 01 => the flip-flop is always reset to 0

JK = 11 => the flip-flop changes the state $Q^+ = Q'$ (toggle)

Excitation Table

- Operational Characteristics of FF is given by Characteristic table. The characteristic table specifies the next state of flip flop when the inputs and present state are known.
inputs + Present state → next state
- Excitation Table shows “For a particular transition to take place what should be the inputs” e.g., if present state is 0 and to get next state as 1 what should be the inputs
- Excitation Table for RS Flipflop

Present State	Next State	SR flip-flop inputs	
		S	R
Q(t)	Q(t+1)		
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Excitation Table

Present State	Next State	JK flip-flop inputs	
$Q(t)$	$Q(t+1)$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Present State	Next State	D flip-flop input
$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State	Next State	T flip-flop input
$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0



Next Topic:

4. T Flipflop


CLASSES

Toggle FlipFlop

If

$$T = 1$$


$$T = 0$$



$$Q_n = \overline{Q} \quad]$$

$$Q_n = Q \quad]$$

$T=1$ makes State
Toggle / Complement.





Truth Table:

	T	Q	Q _n	
T=0	{ 0 0 0 }	0 + 0	0 + 0	Retain / No change
T=1	{ 1 1 }	0 + 1	1 + 0	



State equation:

$$Q_n = \overline{T} \oplus Q = \boxed{\overline{T} \bar{Q} + \bar{T} Q}$$





Excitation Table:

Q	Q_n	T
0	0	0
0	1	1
1	0	1
1	1	0


$$T = f(Q, Q_n)$$

$$\underline{T = Q \oplus Q_n}$$

Toggle \sum



State Diagram:






Implementation ① :

$$Q_n = Q \oplus T = (\overline{Q})T + (\overline{Q})\bar{T}$$




Implementation 2 (using mux)





Implement Using JK




J	K	Q_n
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

Relevant to T



Implement Using JK




J	K	Q_n
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

Relevant to T



Implement Using JK




J	K	Q_n
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

Relevant to T



T Flip-Flop (circuit and truth table)



T Flip-Flop

T	$Q(t + 1)$	
0	$Q(t)$	No change
1	$Q'(t)$	Complement



Motivation

A slight modification of the D flip-flop that can be used for some nice applications (e.g., counters).

In this case, T stands for Toggle.

T Flip-Flop (how it works)

If $T=0$ then it stays in its current state

If $T=1$ then it reverses its current state

In other words the circuit “toggles” its state when $T=1$. This is why it is called T flip-flop.




Q:


For the following T flipflop, find out whether
this T ff is Edge Or Level Triggered?



T Flip-Flop (Timing Diagram)




T Flip-Flop (Timing Diagram)



+Ve level Triggers? No




T Flip-Flop (Timing Diagram)



+ve Edge Triggers ? ✓



Digital Logic



7.9.7 State Diagram

A *state diagram* is a graph that shows the flip-flop's operations in terms of how it transitions from one state to another. The nodes are labeled with the states and the directed arcs are labeled with the input signals that cause the transition to go from one state to the next. Figure 21 shows the state diagram for the SR flip-flop. For example, to go from state $Q = 0$ to the state $Q = 1$, the two inputs S and R have to be 1 and 0 respectively. Similarly, if the current state is $Q = 0$ and we want to remain in that state, then SR need to be 00 or 01.




Figure 21. State diagram for the SR flip-flop.



7.9.6 Characteristic Equation

The *characteristic equation* is the functional Boolean equation that is derived from the characteristic table. This equation formally describes the functional behavior of the flip-flop. Like the characteristic table, it specifies the flip-flop's next state as a function of its current state and inputs. For example, the characteristic equation for the JK flip-flop can be derived from the truth table as follows:

$$\begin{aligned}Q_{next} &= JK'Q + JK'Q + JK'Q' + JKQ' \\&= K'Q(J'+J) + JQ'(K'+K) \\&= K'Q + JQ'\end{aligned}$$



CLASSES



The characteristic equation can also be obtained from the truth table using the K-map method as follows for the SR flip-flop:

		RQ	00	01	11	10	
		S	0	1	0	0	R'Q
			0	1	0	0	S
0	0	0	0	1	0	0	0
0	1	1	1	1	X	X	1
1	0	4	1	5	7	6	0
1	1	1	1	X	X	X	1

Thus, the characteristic equation for the SR flip-flop is

$$Q_{next} = S + R'Q.$$





7.9.8 Excitation Table


The *excitation table* gives the value of the flip-flop's inputs that are necessary to change the flip-flop's current state to the desired next state at the next active edge of the clock signal. The excitation table answers the question of what should the inputs be when given the current state that the flip-flop is in and the next state that we want the flip-flop to go to. This table is used in the synthesis of sequential circuits.

Figure 22 shows the excitation table for the SR flip-flop. As can be seen, this table can be obtained directly from the state diagram. For example, if the current state is $Q = 0$ and we want the next state to be $Q = 1$, then the two inputs must be $SR = 10$.


Q	Q_{next}	S	R
0	0	0	\times
0	1	1	0
1	0	0	1
1	1	\times	0

Figure 22. SR flip-flop excitation table.

Name / Symbol	Characteristic (Truth) Table	State Diagram / Characteristic Equations	Excitation Table																																																								
SR 	<table border="1"> <thead> <tr> <th><i>S</i></th> <th><i>R</i></th> <th><i>Q</i></th> <th><i>Q_{next}</i></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>✗</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>✗</td></tr> </tbody> </table>	<i>S</i>	<i>R</i>	<i>Q</i>	<i>Q_{next}</i>	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	0	1	0	0	1	1	0	1	1	1	1	0	✗	1	1	1	✗	 $Q_{next} = S + R'Q$ $SR = 0$	<table border="1"> <thead> <tr> <th><i>Q</i></th> <th><i>Q_{next}</i></th> <th><i>S</i></th> <th><i>R</i></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>✗</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>✗</td><td>0</td></tr> </tbody> </table>	<i>Q</i>	<i>Q_{next}</i>	<i>S</i>	<i>R</i>	0	0	0	✗	0	1	1	0	1	0	0	1	1	1	✗	0
<i>S</i>	<i>R</i>	<i>Q</i>	<i>Q_{next}</i>																																																								
0	0	0	0																																																								
0	0	1	1																																																								
0	1	0	0																																																								
0	1	1	0																																																								
1	0	0	1																																																								
1	0	1	1																																																								
1	1	0	✗																																																								
1	1	1	✗																																																								
<i>Q</i>	<i>Q_{next}</i>	<i>S</i>	<i>R</i>																																																								
0	0	0	✗																																																								
0	1	1	0																																																								
1	0	0	1																																																								
1	1	✗	0																																																								




<u>J</u>	<u>K</u>	<u>Q</u>	<u>Q_{next}</u>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




$$\begin{aligned}
 Q_{\text{next}} &= J'K'Q + JK' + JKQ' \\
 &= J'K'Q + JK'Q + JK'Q' + JKQ' \\
 &= K'Q(J'+J) + JQ'(K'+K) \\
 &= K'Q + JQ'
 \end{aligned}$$


<u>Q</u>	<u>Q_{next}</u>	<u>J</u>	<u>K</u>
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

D


D	Q	Q_{next}
0	\times	0
1	\times	1



Q	Q_{next}	D
0	0	0
0	1	1
1	0	0
1	1	1


T

T	Q	Q_{next}
0	0	0
0	1	1
1	0	1
1	1	0




$$Q_{next} = TQ' + T'Q = T \oplus Q$$


Q	Q_{next}	T
0	0	0
0	1	1
1	0	1
1	1	0



(b)



(c)



(d)


- (b) positive-edge-triggered active high T flip-flop;
(c) negative-edge-triggered T flip-flop;
(d) positive-edge-triggered D flip-flop with asynchronous active low preset and clear.


Next Lecture




Some Timing Diagrams (for positive-edge-triggered FF) :

Hw : ~~Verify them ; Understand them~~

**D****Clock****Q**

**T****Clock****Q**

toggle toggle toggle hold toggle hold

J**K****Clock****Q**



set

reset

hold
or
resettoggle
or
set

hold

toggle

J**K****Clock****Q**



Q: If J=1; k=Unknown

$Q_n = ?$





Q: If J=1; k=Unknown

Q_n=? → set/Toggle

{ J=1, k=0, Set
J=1, k=1 Toggle



Q: If J=0; k=Unknown

$Q_n = ?$



Q: If J=0; k=Unknown

$Q_n = ?$ → Retain / Reset

$J=0$ $k=0$


$J=0$ $k=1$



$Q_n = Q$



$C_n = 0$



Some Timing Diagrams (for negative-edge-triggered FF) :



**D****Clock****Q**

**T****Clock****Q**


toggle toggle hold toggle toggle hold




J




K



Clock



Q



reset
or
toggle

reset

set

hold
or
set

toggle
or
reset


hold

Revisit


GATE IT 2007 | Question: 7

Which of the following input sequences for a cross-coupled R – S flip-flop realized with two NAND gates may lead to an oscillation?

- A. 11, 00
- B. 01, 10
- C. 10, 01
- D. 00, 11




Author 1 ✓



NPTEL (Srinivasan Sir)

Author 2

"flip flop" : Edge Triggered flip flop
Latch ; Level - Triggered ff





Q : Clock Triggering (+ve Edge Triggered
ff, +ve level
Triggered ff)
is Property of

① Clock

② flip flop


Q: Clock Triggering (+ve Edge Triggered
ff, +ve level
Triggers ff)

is Property of?

- X ① Clock → fixed for all
flipflops
- ✓ ② flip flop



+ve Edge Triggered Clock ~~X~~





Clock :-



+ve level triggered clock
-ve Edge

Non -
sense.

