



Overflow

for Addition Operation

House:

$$\boxed{1} + \boxed{1} = \boxed{11}$$
 |
$$\boxed{0} + \boxed{1} = \boxed{11}$$

Computers:

↓

Registers



→ Store Data ✓

n bits + n bits
Data Data
↓
Sometimes Correct Result
needs $n+1$ bits. ↳ Overflow

Unsigned numbers \Rightarrow

4 bits Registers:

$$R_1 = 4$$

$$R_2 = 6$$

4+6

No OF

0 to 15

$$R_1 + R_2 = 10 + 13 = 23$$

$$R_1 = 10$$

$$R_2 = 13$$

Overflow
(OF)

Cannot Put in 4 bits

Overflow: Depends on

- ✓ → Representation of Data
- ✓ → "Operation"
 - { Addition,
Subtraction,
Multiplication,
 - - - - - - = = = = =

Unsigned
Signed

SM
1's Comp
2's Comp

Unsigned Numbers : (4 bits)

Range : [0 to 15]

$R_1 = 10$ } overflow ! $R_2 = 2$ } Depend on the operation }

Unsigned Numbers : (4 bits)

Range : 0 to 15

$R_1 = 10$
 $R_2 = 2$

(0 + 6) overflow

<u>Operation</u>	<u>of</u>
Add	X
multiplication	✓
Exponentiation	✓

Gate Syllabus: for overflow:

Operation: "Addition"

Representations: { Unsigned }
Signed
1. 5M
2. 1's Comp
3. 2's Comp

Overflow Definition :

$a, b \Rightarrow n\text{-bits}$; Some operation #

$a \# b$

= final correct answer

cannot be represented in

n-bit

\Rightarrow Overflow

4-bits

$R_1 = 4, R_2 = 5$; Addition

unsigned

Range: 0 to 15

$R_1 + R_2 \Rightarrow No$
OF
9 \Rightarrow OF

(2's comp)
signed

Range: -8 to +7

$R_1 + R_2 =$ OF
9

$R_1 = -4 ; R_2 = -4 \Rightarrow$ Signed Numbers (4 bits)

1's Comp

Range : -7 to +7

$\frac{R_1 + R_2}{-8} \Rightarrow$ OR

Addition

2's Comp

Range : -8 to +7

$\frac{R_1 + R_2}{-8} \Rightarrow$ No of



Representation of Negative Numbers

Up to this point we have been working with unsigned positive numbers. The most common methods for representing both positive and negative numbers are sign and magnitude, 2's complement, and 1's complement. In each of these methods, the leftmost bit of a number is 0 for positive numbers and 1 for negative numbers. As discussed below, if n bits are used to represent numbers, then the sign and magnitude and 1's complement methods represent numbers in the range $-(2^{(n-1)} - 1)$ to $+(2^{(n-1)} - 1)$ and both have two representations for 0, a positive 0 and a negative 0. In 2's complement, numbers in the range $-2^{(n-1)}$ to $+(2^{(n-1)} - 1)$ are represented and there is only a positive 0. If an operation, such as addition or subtraction, is performed on two numbers and the result is outside the range of representation, then we say that an *overflow* has occurred.



In order to obtain a correct answer, we must ensure that the result has a sufficient number of bits to accommodate the sum. If we start with two n -bit numbers and the sum occupies $n + 1$ bits, we say that an overflow occurs. When one performs the addition with paper and pencil, an overflow is not a problem, because we are not limited by the width of the page. We just add another 0 to a positive number or another 1 to a negative number in the most significant position to extend the number to $n + 1$ bits and then perform the addition. Overflow is a problem in computers because the number of bits that hold a number is finite, and a result that exceeds the finite value by 1 cannot be accommodated.

The complement form of representing negative numbers is unfamiliar to those used to the signed-magnitude system. To determine the value of a negative number in signed-2's complement, it is necessary to convert the number to a positive number to place it in a more familiar form. For example, the signed binary number 11111001 is negative because the leftmost bit is 1. Its 2's complement is 00000111, which is the binary equivalent of +7. We therefore recognize the original negative number to be equal to -7.

✓
Overflow
↓
big
Problem

What went wrong?

The fault was quickly identified as a software bug in the rocket's Inertial Reference System. The rocket used this system to determine whether it was pointing up or down, which is formally known as the horizontal bias, or informally as a BH value. This value was represented by a 64-bit floating variable, which was perfectly adequate.

However, problems began to occur when the software attempted to stuff this 64-bit variable, which can represent billions of potential values, into a 16-bit integer, which can only represent 65,535 potential values. For the first few seconds of flight, the rocket's acceleration was low, so the conversion between these two values was successful. However, as the rocket's velocity increased, the 64-bit variable exceeded 65k, and became too large to fit in a 16-bit variable. It was at this point that the processor encountered an operand error, and populated the BH variable with a diagnostic value.



We will study Overflow only
for "Addition" operation.



Next Topic : Overflow

In case of Unsigned Addition



Overflow Definition : Always Same

Overflow Condition \Rightarrow Depend on
Operation \Rightarrow Addition
& Representation

1 bit

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$$

No
of

Range:

0 to 1 ✓

$$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array}$$

No
of

No
of


$$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array}$$

of ✓

Need
two
bits

2





3. Adding Unsigned Numbers

1. Let's first solve the problem for addition of **one-bit** quantities:

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

- The last line indicates that we have a *carry output*.
- That is, **one-bit** quantity cannot accommodate **(1 + 1)**.
- Therefore, larger data type is required for **(1 + 1)** to succeed.

2. When **multi-bit unsigned** quantities are added, overflow occurs if there is a **carry out** from the leftmost (*most significant*) bit.

Ex: 2 bits: \rightarrow Range: 0 to 3

OF Definition

$$\underline{2+2} = OF \checkmark$$

$$\underline{2+1} = OF \times$$

$$\cancel{(-3)+(-4)} \quad \underline{\text{Nonsense}}$$

$$\cancel{(+3)+(-1)} \quad \underline{\text{Nonsense}}$$

OF Detection Condition

(1) $\xleftarrow{\text{MSB}} \underline{10} \xleftarrow{\text{LSB}}$

$$\begin{array}{r}
 + 10 \\
 \hline
 00
 \end{array}$$

OF \checkmark

$$\begin{array}{r}
 10 \\
 01 \\
 \hline
 11
 \end{array}$$

No OF

Result : Unsigned Numbers :

$$A = a_3 a_2 a_1 a_0$$

$$B = b_3 b_2 b_1 b_0$$

Carry out of
ms_B

$$\gamma_3 \gamma_2 \gamma_1 \gamma_0$$

OF occurs

iff $\gamma_4 = 1$



Theorem: Addition of two N -bit unsigned numbers $A = a_{N-1}a_{N-2}\dots a_1a_0$ and $B = b_{N-1}b_{N-2}\dots b_1b_0$ to produce sum $C = A + B = c_Nc_{N-1}c_{N-2}\dots c_1c_0$, overflows if and only if the carry out c_N of the addition is a 1 bit.





Next Topic : Overflow

Signed Numbers Addition

Range: $\left[-\frac{a}{2}, \frac{b}{2} \right] = \left[+, +, +, - \dots \right]$

Signed Addition: OF can NEVER occur
if numbers have
opposite sign.



Overflow

- If two numbers have different signs, their sum will never overflow.
- If they have the same sign, they might overflow.





$$\boxed{11} + \boxed{11} = \boxed{\quad}$$

Nonsense

$$\boxed{\dots} + \boxed{\dots} = \boxed{\dots}$$

n bits n bits

input

Overflow



Next Topic : Overflow

Signed Numbers Addition

1. Sign Magnitude Addition

4 bits: Range: -7 to +1

Addition

- ① $(+5), (+3)$ of ✓
- ② ~~$(+5), (+10)$~~ Nonsense
- ③ $(-7), (+5)$ of can NEVER occur

4 bits: Range: -7 to +1

Addition

- ① $+3, +4$ No. of OF $\left| \begin{array}{l} 4 \\ (-6), (-2) \end{array} \right|$ OF
- ② $+3, +5$ OF
- ③ $(+4), (-3)$ OF can NEVER occur



OF Detection Condition for Signed

Number Addition in SM System.




In SM System : $A + B$

$A :$

$+ B :$

Separately



Separately

① If $s_A \neq s_B$ then No overflow.


② If $s_A = s_B$ then Magnitude Addition Decides Overflow.

(unsigned number)



Digital Logic

4 bits:





② If $S_A = S_B$ then

Overflow occurs iff there is
carry out of MSB of magnitude.

4 bits → Range: -7 to +7

(-6) + (-3) → OF ✓


by Definition

sign same

$$\begin{array}{r} 1 \\ 110 \\ 011 \\ \hline +011 \\ \hline 001 \end{array}$$

OF

4 bits → Range: -7 to +7
 $(+6) + (-5) \rightarrow \text{No of}$ (By Definition)



Sign Different

by detection conditions
No of

4 bits → Range: -7 to +7

+5, +3
=====

Sign same
=====

11

Magnitude Addition

$$\begin{array}{r} 0101 \\ + 0111 \\ \hline 1000 \end{array}$$

of

4 bits → Range: -7 to +7


+5, +2

No carry out of msb

Same

$$\begin{array}{r} + 0 1 0 \\ \hline 1 1 1 \end{array}$$

No
OF





Digital Logic

$$\begin{array}{|c|} \hline 1 \\ \hline \end{array} + \begin{array}{|c|} \hline 1 \\ \hline \end{array} = \begin{array}{|c|} \hline 1 \\ \hline 0 \\ \hline \end{array}$$

Correct Answer:  ✓

Answer you
get

Overflow

If sign are same
and

sign magnitude -- when there is a carry out of the msb of the magnitude

$$\begin{array}{r} 1 \ 1000 \ (-8) \\ + 1 \ 1001 \ (-9) \\ \hline \end{array}$$

OF occurs.

1 0001 (-1) (carry out of msb of magnitude)




Ex: In SM system: \rightarrow 8 bits

$$= 1011101 + 10110110$$

No of
bits

$$= \underbrace{1011110}_{\text{No of bits}} + \underbrace{0111110}_{\text{No of bits}}$$

 + 110

1100

Carry out of
 mS_B

↓

DFL

$$A : \underline{s_A} \boxed{a_m - \dots -}$$

$$B : \underline{s_B} \boxed{b_m - \dots - \dots}$$

msb of
magnitude
of B

$a_m = b_m = 0$ \Rightarrow No of ✓

$a_m = b_m = 1$ \Rightarrow of ✓

$a_m \neq b_m \Rightarrow$ may or may not Overflow.

If $\varsigma_A \neq \varsigma_B$ \Rightarrow No of
 $\varsigma_A = \varsigma_B$ \Rightarrow may or may not of.

No

\textcircled{O} - - - - -

A handwritten addition problem is shown. On the left, there is a green circle containing a blue plus sign (+). To its right is a pink-bordered box containing the binary numbers 110 and 001, separated by a vertical line. An arrow points from this box to the right. To the right of the arrow is the word "No" with a curved arrow pointing to the first digit of the sum. Below the box and the word "No" is a vertical column of digits: 1, 1, 0 above a horizontal line, 0, 0, 1 below it, and another horizontal line. To the right of these lines is the sum 111, also aligned vertically. A large bracket underlines the entire sum 111.

$$\begin{array}{r} \text{No} \\ 110 \\ + 001 \\ \hline 111 \end{array}$$

~~"Overflow"~~

$$G C_{out} + G_{in} = 1$$

"Overflow"

$$\boxed{C_{out} \oplus C_n = 1} \Rightarrow \begin{array}{l} \text{for} \\ \text{2's Complement} \\ \text{Addition} \end{array}$$

in future



Next Topic : Overflow

Signed Numbers Addition

"2's Complement Addition"

4 bits : Range : -8 to +7

$(+4, -5)$ — Newer OF

$(+4, +5)$ — Old OF

$(-4, -4)$ → No OF

$(-8, +1)$ → Never OF

$(-4, -5)$

OFV



4 bits:

-4, -4

SM

OF ✓

2's Comp

No OF



BINARY		DECIMAL
sign bit	data bit	
0	0	0
0	1	1
1	1	-1
1	0	-2

Recall that to represent 2's complement negative number, we must

1. Flip all bits
2. Add 1.



2 bits:

Range:

-2 to +1

✓

~~+2, +1~~

Nonsense

+1, +1

of ✓

-2, -1 of ✓

+1, -2

No of ✓

-1, -1

No off



n bits:

Range: -2^{n-1} to $+ (2^{n-1} - 1)$





9. Signed Numbers Addition

Two-bit **signed** data type:

BINARY		DECIMAL
sign bit	data bit	
0	0	0
0	1	1
1	1	-1
1	0	-2

Notice that when operands have **opposite signs**, their sum will never overflow:

$$\begin{aligned}1 + -2 &= -1 \\1 + -1 &= 0\end{aligned}$$

Therefore, *overflow can only occur when the operands have the same sign*:

$$\begin{aligned}1 + 1 &= 2 \\-2 + -2 &= -4 \\-2 + -1 &= -3\end{aligned}$$

None of the results $\{ 2, -4, -3 \}$ can fit into the **two-bit signed** data type.



There is **no overflow**, if:

both operands

have different signs.

→ works for all systems for
Signed Number Addition



There is **no overflow**, if:

both operands are positive and the sum is positive.

both operands are negative and the sum is negative.

→ Works 2's Comp Addition }
 |'s Comp Addition }



There is **overflow**, if:

both operands are positive and the sum is **negative**

both operands are negative and the sum is **positive**

→ Works **2's Comp Addition** }
1's Comp Addition }

(+ A)
(- B)



No
of

(+ A)
(+ B)

- R

OF

(- A)
(- B)

+ R

OF

+A
+B

+R

T

No OF

-A

-B

-R

4 bits ? (2's Comp Addition)

(+3), (+3) → Range: -8 to +1

No of

+4, +4

Overflow

$$\underline{+4}, \underline{+4} = \underline{+8}$$

Correct Answer

$$\begin{array}{r} 0100 \\ + 0100 \\ \hline 1000 \end{array}$$

the sum of
true true → ✓

Final result → Wrong Answer



When two signed 2's complement numbers are added, overflow is detected if:

1. both operands are positive and the sum is negative, or
2. both operands are negative and the sum is positive.

CLASSES

2's Complement Addition

OF occurs iff

$$\begin{cases} a_3 = 0 \\ b_3 = 0 \\ r_3 = 1 \end{cases}$$

OR

$$\begin{cases} a_3 = 1 \\ b_3 = 1 \\ r_3 = 0 \end{cases}$$

$$A = a_3 a_2 a_1 a_0$$

$$+ B = b_3 b_2 b_1 b_0$$

$$\boxed{r_3 \quad r_2 \quad r_1 \quad r_0}$$

final
sum
weight

2's Complement Addition : $A = A_3 A_2 A_1 A_0$

OF occurs iff

$$\overline{A_3} \overline{B_3} Y_3 + A_3 B_3 \overline{Y_3} = 1$$

$$+ B = b_3 b_2 b_1 b_0$$

$$[Y_3 \quad Y_2 \quad Y_1 \quad Y_0]$$

final
sum
weight

$$A = \left(\begin{matrix} a_n \\ b_n \end{matrix} \right) \xrightarrow{\quad} a_{n-1} \dots a_1 \quad a_n = MSB \text{ of } A$$
$$B = \left(\begin{matrix} b_{n-1} \\ \vdots \\ b_1 \end{matrix} \right) \quad b_n = MSB \text{ of } B$$

\equiv occurs iff $\overline{a_n} \overline{b_n} r_n + a_n b_n \overline{r_n} = 1$

Addition of 2's Complement Numbers

The addition of n -bit signed binary numbers is straightforward using the 2's complement system. The addition is carried out just as if all the numbers were positive, and any carry from the sign position is ignored. This will always yield the correct result except when an overflow occurs. When the word length is n bits, we say that an *overflow* has occurred if the correct representation of the sum (including sign) requires more than n bits. The different cases which can occur are illustrated below for $n = 4$.

1. Addition of two positive numbers, sum $< 2^{n-1}$

$$\begin{array}{r} +3 & 0011 \\ +4 & 0100 \\ \hline +7 & 0111 \end{array} \quad (\text{correct answer})$$

4 bits:
Range: -8 to +7

2. Addition of two positive numbers, sum $\geq 2^{n-1}$

$$\begin{array}{r} +5 \\ +6 \\ \hline 1011 \end{array} \quad \boxed{\overline{q_n} \overline{b_n} \overline{r_n}} + \overline{q_n} \overline{b_n} \overline{r_n} = \boxed{1} \quad \leftarrow \text{wrong answer because of overflow (+11 requires 5 bits including sign)}$$

3. Addition of positive and negative numbers (negative number has greater magnitude)

$$\begin{array}{r} +5 \quad 0101 \\ -6 \quad 1010 \\ \hline -1 \quad 1111 \end{array} \quad \text{No of } \underline{\text{overflow}}$$

(correct answer)

4. Same as case 3 except positive number has greater magnitude

$$\begin{array}{r} -5 \quad 1011 \\ +6 \quad 0110 \\ \hline +1 \quad (1)0001 \end{array} \quad \text{No of } \underline{\text{overflow}}$$

\leftarrow correct answer when the carry from the sign bit is ignored (this is *not* an overflow)

5. Addition of two negative numbers, $|\text{sum}| \leq 2^{n-1}$

$$\begin{array}{r} -3 \\ -4 \\ \hline -7 \end{array} \quad \begin{array}{r} 1101 \\ 1100 \\ \hline (1)1001 \end{array}$$

← correct answer when the last carry is ignored
(this is *not* an overflow)

Discarded

6. Addition of two negative numbers, $|\text{sum}| > 2^{n-1}$


$$\begin{array}{r} -5 \\ -6 \\ \hline (1)0101 \end{array} \quad \begin{array}{r} 1011 \\ 1010 \\ \hline (1)0101 \end{array}$$

← wrong answer because of overflow
(-11 requires 5 bits including sign)

Note that an overflow condition (cases 2 and 6) is easy to detect because in case 2 the addition of two positive numbers yields a negative result, and in case 6 the addition of two negative numbers yields a positive answer (for four bits).

$$\begin{array}{r} (-5) \\ + (-6) \\ \hline -11 \\ \text{OFV} \end{array}$$

$$\begin{array}{r} A = 011 \\ + 1 = 010 \quad B \end{array}$$



$$\begin{aligned} a_n &= 1 \\ b_n &= 1 \\ s_n &= 0 \end{aligned}$$

OF



Next Topic : Overflow

Signed Numbers Addition

3. 1's Complement Addition



There is **no overflow**, if:

both operands are positive and the sum is positive.

both operands are negative and the sum is negative.



When two signed 1's complement numbers are added, overflow is detected if:

1. both operands are positive and the sum is negative, or
2. both operands are negative and the sum is positive.



CLASSES



A general rule for detecting overflow when adding two n -bit signed binary numbers (1's or 2's complement) to get an n -bit sum is:

An overflow occurs if adding two positive numbers gives a negative answer or if adding two negative numbers gives a positive answer.



Addition of 1's Complement Numbers

The addition of 1's complement numbers is similar to 2's complement except that instead of discarding the last carry, it is added to the n -bit sum in the position furthest to the right. This is referred to as an *end-around* carry. The addition of positive numbers is the same as illustrated for cases 1 and 2 under 2's complement. The remaining cases are illustrated below ($n = 4$).

3. Addition of positive and negative numbers (negative number with greater magnitude)

$$\begin{array}{r} +5 \\ -6 \\ \hline -1 \end{array}$$

No OF

(correct answer)

Range:

-7 to +7



4. Same as case 3 except positive number has greater magnitude

$$\begin{array}{r} -5 \\ +6 \\ \hline (1) \end{array} \quad \begin{array}{r} 1010 \\ 0110 \\ \hline 0000 \end{array}$$

→ 1 (end-around carry)

0001 (correct answer, no overflow)

$$\begin{array}{r} -3 \\ -4 \\ \hline -7 \end{array}$$

No of
NOT

r_n

$$\begin{array}{r} A \ 1 \ 1 \ 0 \ 0 \\ + B \ 1 \ 0 \ 1 \ 1 \\ \hline \end{array}$$



$$\begin{array}{r} 1000 \\ \hline \end{array}$$

Final Result

$$\left. \begin{array}{l} a_n = 1 \\ b_n = 1 \\ r_n = 1 \end{array} \right\} \begin{array}{l} \text{No} \\ \text{of} \end{array}$$

NOT the
final result



$$\begin{array}{r} -5 \\ -6 \\ \hline -11 \\ \text{or } \checkmark \end{array}$$

$$\begin{array}{r} A \mid 0 \mid 0 \\ B + 1 \mid 0 \mid 0 \\ \hline \end{array}$$

Diagram illustrating a binary addition problem:

- Inputs: $A = 0011$ (labeled $a_n = \underline{\underline{1}}$) and $B = 1001$ (labeled $b_n = \underline{\underline{1}}$).
- Carry bit γ_n (labeled $\gamma_n = \underline{\underline{0}}$).
- Sum bit s_n (labeled $s_n = \underline{\underline{0100}}$).
- Final result: 0100 .

$$\begin{aligned} a_n &= \underline{\underline{1}} \\ b_n &= \underline{\underline{1}} \\ \gamma_n &= \underline{\underline{0}} \end{aligned}$$

Annotations for carry bits:

- $a_n = \underline{\underline{1}}$ is labeled "OF".
- $b_n = \underline{\underline{1}}$ is labeled "OF".
- $\gamma_n = \underline{\underline{0}}$ is labeled "000".

womp
Answer
final Result

5. Addition of two negative numbers, $|\text{sum}| < 2^{n-1}$

$$\begin{array}{r} -3 \quad 1100 \\ -4 \quad \underline{1011} \\ (1) \quad 0111 \\ \swarrow 1 \quad (\text{end-around carry}) \\ \hline 1000 \quad (\text{correct answer, } \underline{\text{no overflow}}) \end{array}$$

6. Addition of two negative numbers, $|\text{sum}| \geq 2^{n-1}$

$$\begin{array}{r} -5 \quad 1010 \\ -6 \quad \underline{1001} \\ (1) \quad 0111 \\ \swarrow 1 \quad (\text{end-around carry}) \\ \hline 0100 \quad (\text{wrong answer because of overflow}) \end{array}$$

Again, note that the overflow in case 6 is easy to detect because the addition of two negative numbers yields a positive result.



The following examples illustrate the addition of 1's and 2's complement numbers for a word length of $n = 8$:

1. Add -11 and -20 in 1's complement.

$$+11 = 00001011 \quad +20 = 00010100$$

taking the bit-by-bit complement,

-11 is represented by 11110100 and -20 by 11101011

$$\begin{array}{r} 11110100 & (-11) \\ 11101011 & +(-20) \\ \hline (1) \ 11011111 \\ \swarrow \rightarrow 1 & (\text{end-around carry}) \\ \hline 11100000 = -31 \end{array}$$



2. Add -8 and $+19$ in 2's complement

$$+8 = 00001000$$

complementing all bits to the left of the first 1, -8 , is represented by 11111000

$$\begin{array}{r} 11111000 \quad (-8) \\ 00010011 \quad +19 \\ \hline (1)00001011 = +11 \\ \uparrow \quad \text{(discard last carry)} \end{array}$$



Note that in both cases, the addition produced a carry out of the furthest left bit position, but there is no overflow because the answer can be correctly represented by eight bits (including sign). A general rule for detecting overflow when adding two n -bit signed binary numbers (1's or 2's complement) to get an n -bit sum is:

An overflow occurs if adding two positive numbers gives a negative answer or if adding two negative numbers gives a positive answer.

An alternative method for detecting overflow in 2's complement addition is as follows:

An overflow occurs if and only if the carry out of the sign position is not equal to the carry into the sign position.



2's Complement Addition :

OF Detection Condition :

$$\underline{\overline{a}_n \overline{b}_n} \underline{\overline{x}_n} + \underline{\overline{a}_n \overline{b}_n} \underline{\overline{x}_n} = 1$$

Digital Logic

GO Classes


When

$$\underline{a_n \ b_n \ \overline{x_n}} = 1]_0$$

$$A = \underline{a_n \ a_{n-1} \ \dots \ a_1}$$

$$B = \underline{b_n \ b_{n-1} \ \dots \ b_1}$$

$$C_{in} = 1 \quad X$$



Digital Logic

GO Classes

When

$$\underline{a_n \ b_n \ \bar{x}_n} = 1$$

$$C_{\text{out}} = 1$$

$$C_o = C_{in}$$

$$A = a_n \ a_{n-1} \dots a_1$$

$$B = b_n \ b_{n-1} \dots b_1$$



Digital Logic

GO Classes

When

$$\underline{a_n \ b_n \ \overline{x_n}} = 1 \quad \text{iff} \quad \begin{cases} C_{in} = 0 \\ C_{out} = 1 \end{cases}$$

$$A = \underline{\underline{a_n}} \ a_{n-1} - -a_1$$

$$B = \underline{\underline{b_n}} \ b_{n-1} - -b_1$$

C_{in} = in-Carry into MSB

$C_{out} = \text{out carry}$
out of MSB





When

$$\overline{a_n} \overline{b_n} Y_n = 1 \quad \text{iff} \quad C_{in} = 1$$

$C_{out} = 0$

$C_{in} = 0$

$C_{out} = 1$

$Y_n = 1$



2's Complement Addition:

OF occurs iff $C_{in} \neq C_{out}$

\downarrow \downarrow

in-gm out of
into msb msb



2's Complement Addition:

OF occurs iff $C_{in} \oplus C_{out} = 1$



I's Complement Addition:

OF occurs iff $C_{in} \oplus C_{out} = 1$

WRONG ✓

$C_{out} = 1 \leftarrow C_{in} = 0$

$$\begin{array}{r} \underline{1} \\ \underline{+} \\ \underline{0} \end{array} \quad \begin{array}{r} | & | & | \\ 1 & 1 & 1 \\ + 0 0 0 \\ \hline 0 1 1 1 \end{array}$$

I_n 2's Comp

$$\begin{cases} a_n = 1 & r_n = 0 \\ b_n = 1 & \end{cases} \Rightarrow OF$$

$$C_{out} \oplus C_n = 1 \oplus 0 = 1$$

$$\Leftrightarrow OF$$

$$\begin{array}{r} 1111 = -1 \\ 1000 = -8 \\ \hline \end{array}$$

-9

In 2's Comp

OF ✓

$$\begin{array}{r} \text{Cout} = 1 \quad \text{Cin} = 0 \\ \text{In} : 1111 \\ \text{In} : 1000 \\ \hline \text{Out} : 0111 \\ +1 \\ \hline \text{Out} : 1000 \\ \text{Cout} = 1, \quad \text{Cin} = 0 \end{array}$$

In
It's Comp

$a_n = 1$

$b_n = 1$

$r_n = 1$

No of



$1111 = -0$

$0000 = -1$

In is Comp

No of ✓

~~-1~~

~~GO CLASSES~~



1. Overflow Condition

- Arithmetic operations have a potential to run into a condition known as *overflow*.
- Overflow occurs with respect to the **size of the data type** that must accommodate the result.
- Overflow indicates that the result was *too large* or *too small* to fit in the original data type.
- When two **signed** 2's complement numbers are added, overflow is detected if:
 1. both operands are positive and the result is negative, or
 2. both operands are negative and the result is positive.
- When two **unsigned** numbers are added, overflow occurs if
 - there is a **carry out** of the leftmost bit.



2. Binary Arithmetic

- Computers don't know the difference between **signed** and **unsigned** binary numbers.
- This is a good thing, because it makes logic circuits fast.
- This is also a bad thing, because distinguishing between **signed** and **unsigned** is our responsibility.
- The distinction is very important when detecting an **overflow** after addition or subtraction.
- Correct approach to **detect the overflow** is to consider two separate cases:
 1. Overflow when adding **unsigned** numbers.
 1. Overflow when adding **signed** numbers.



Misconceptions about Overflow

- Specific overflow detection requires knowing the operation and the representation.
- Overflow occurs when you do some operation to two valid representations...
...and the result can not be represented in the representation because the value is *too large* or *too small*.
- Overflow detection is detecting overflow for a specific representation...
...Too often people mistake overflow condition for **unsigned** overflow, when the **carry out** is 1.
- Overflow detection for 2's complement addition is different:
One way to detect it is to **XOR** the **carry in** and the **carry out**.

final Conclusion : (Summary)

① Unsigned Addition :

of iff Carry out of MSB.

② Signed Numbers Addition

(All system)

If signs different \Rightarrow No of

If signs same \Rightarrow May or may not of.

③ Sign-Magnitude Addition

① check sign :

Diff \Rightarrow No of of occurs iff Carry out of MSB of magnitude

Same \Rightarrow magnitude Addition

(4)

1's Comp; 2's Comp ;

$a_n \dots \sim$

$b_n \dots \sim$

$\overline{r_n} \dots \sim$


in final Result

OF happens
if

$$\overline{a_n} \overline{b_n} \overline{r_n} + a_n b_n \overline{r_n} = 1$$

(5)


Only for 2's Comp Addition:



OF happens
if

$c_{in} \neq c_{out}$

(6)



for 1's Comp Addition:

~~OF~~ happens

~~if~~

$c_{in} \neq c_{out}$

Note: In 2's Comp Addition ;

If $C_{in} = 1 = C_{out} \Rightarrow$ No of

$$1 \oplus 1 = 0$$

