



# Adder

## 3. Ripple Carry Adder



- Delay of a full adder (If implemented using Basic gates) :
  - Assume that the delay of all basic gates (AND, OR, NAND, NOR, NOT) is  $\delta$ .
  - Delay for Carry =  $2\delta$
  - Delay for Sum =  $3\delta$   
(AND-OR delay plus one inverter delay)



- Delay of a full adder (If implemented using Basic gates) :
- Assume that the delay of all basic gates (AND, OR, NAND, NOR, NOT) is  $\delta$ .
- Delay for Carry =  $2\delta$
- Delay for Sum =  $3\delta$   
(AND-OR delay plus one inverter delay)

Assume

AND,  
NOT,  
OR

are  
basic

gates.

for S

$3\delta$

$$C_{out} = \overbrace{xy + \bar{x}c_{in}}^{\text{AND OR}} + \overbrace{y c_{in}}^{\text{NOT}}$$

In FA (If implemented using only  
Basic gates)

Delay for sum :  $3\delta$  (NOT gate  $\rightarrow$  AND gate)  
" carry :  $2\delta$  (AND  $\rightarrow$  OR gate)

Delay of FA :  $\max(3\delta, 2\delta) = 3\delta$  ✓

HA: Can add two bits.

FA: " " 3 bits.

We want binary number addition.

$$\begin{array}{r} & 0 & 1 & 1 \\ + & 1 & 0 & 1 \\ \hline \end{array}$$

Cannot be done using one FA.



## Parallel Binary Adder Design :

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain.

- We shall look at the various designs of n-bit parallel adder.
  - a) Ripple carry adder
  - b) Carry look-ahead adder




## Ripple Carry Adder


- A binary adder is a digital circuit that produces the *arithmetic sum of two binary numbers*.
- A binary adder can be constructed with *full adders connected in cascade* with the output carry from each full adder connected to the input carry of the next full adder in the chain.
- The *four-bit adder* is a typical example of a *standard component*. It can be used in many applications involving arithmetic operations.

Q:

$$\underbrace{1011}_{\text{Binary Number}} + \underbrace{0111}_{\text{Binary Number}}$$

Can I use 4 Half Adders ?  $\Rightarrow$  No






Q:

$$\underbrace{1011}_{\text{FA}_4} + \underbrace{0111}_{\text{FA}_3}$$

Can


I use 4 full Adders?

Yes.



Q:  $A, B \Rightarrow 4$  bit numbers;

$A + B$ ; Can we use 1 HA;




Yes.

we can use HA  
in LSB position;  
But we must have  
FA in others-


# Ripple carry Adder:

Circuit that resembles our Hand Computation of binary Addition.




3 bit Addition:

$$a_2 a_1 a_0 + b_2 b_1 b_0$$





# Digital Logic






# Digital Logic

Addition of n-bit numbers requires a chain of n full adders OR a chain of one-half adder and n-1 full adders.

In the former case, the input carry to the least significant position is fixed at 0.





*Four-bit Adder (Ripple Carry Adder)*



- The input carry to the adder is  $C_0$  and it ripples through the full adders to the output carry  $C_4$ .
- $n$ -bit binary adder requires  $n$  full adders.




## Example:

 $A + B$  $(A = 1011)$  and  $(B = 0011)$ 

<b>Subscript <math>i</math></b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>	
<b><i>Input Carry</i></b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b><math>C_i</math></b>
<b><math>A</math></b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b><math>A_i</math></b>
<b>+</b>					<b><math>C_0 = 0</math></b>
<b><math>B</math></b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b><math>B_i</math></b>
<b><i>Sum</i></b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b><math>S_i</math></b>
<b><i>Output Carry</i></b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b><math>C_{i+1}</math></b>




The bits are added with full adders, starting from the least significant position (subscript 0), to form the sum bit and carry bit. The input carry  $C_0$  in the least significant position must be 0. The value of  $C_{i+1}$  in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left. The sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated. All the carries must be generated for the correct sum bits to appear at the outputs.



initially;  $s_i$  are invalid (intuitively; there are unavailable)



Initially : we have ;



Initially;  $C_1$  to  $C_4 \Rightarrow$  invalid  
(intuitively unavailable)

$S_4, C_4$  depend on  $C_3$ ;  $C_3$  depends on  $C_2$ ;  $C_2$  depends on  $C_1$ ;  $C_1$  depends on  $C_0$

initially ;  $c_1 \text{ to } c_4$  } invalid  
 $s_0 \text{ to } s_3$

They will become valid when

Carry has enough time to Propagate  
through the circuit (full Address)




## Carry Propagation

- The addition of  $A + B$  binary numbers in *parallel* implies that all the bits of  $A$  and  $B$  are available for computation at the same time.
- As in any combinational circuit, the signal must **propagate** through the gates before the correct output sum is available.
- The output will not be correct unless the signals are given enough time to propagate through the gates connected from the input to the output.
- The longest **propagation delay time** in an adder is the time it takes the carry to propagate through the full adders.



## Carry Propagation

The addition of two binary numbers in parallel implies that all the bits of the augend and addend are available for computation at the same time. As in any combinational circuit, the signal must propagate through the gates before the correct output sum is available in the output terminals. The total propagation time is equal to the propagation delay of a typical gate, times the number of gate levels in the circuit. The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders. Since each bit of the sum output depends on the value of the input carry, the value of  $S_i$  at any given stage in the adder will be in its steady-state final value only after the input carry to that stage has been propagated. In this regard, consider output  $S_3$  in Fig. 4.9. Inputs  $A_3$  and  $B_3$  are available as soon as input signals are applied to the adder. However, input carry  $C_3$  does not settle to its final value until  $C_2$  is available from the previous stage. Similarly,  $C_2$  has to wait for  $C_1$  and so on down to  $C_0$ . Thus, only after the carry propagates and ripples through all stages will the last output  $S_3$  and carry  $C_4$  settle to their final correct value.




**FIGURE 4.9**  
Four-bit adder



- The signal from the carry input  $C_i$  to the output carry  $C_{i+1}$  propagates through an **AND** gate and an **OR** gate, which equals **2 gate levels**.
  - If there are **4** full adders in the binary adder, the output carry  $C_4$  would have  **$2 \times 4 = 8$  gate levels**, from  $C_0$  to  $C_4$
  - For an  **$n$** -bit adder,  **$2n$**  gate levels for the carry to propagate from input to output are required.

Q: Assume every FA is created using basic gates; then what is the delay of Ripple carry adder of 4 bit addition; If every basic gate has delay of .





At  $t=0$ ; All  $s_i ; c_1, c_0$  invalid  
(Not Available)

---


At  $t=2\delta j$ ;  $c_1 \Rightarrow$  Valid

At  $t=3\delta j$ ;  $s_0 \Rightarrow$  Valid




# Digital Logic

when become valid (Available)



when become valid (Available)





last sum :  $S_{n-1} \Rightarrow (2^{n-2})S + 38$


GO  
CLASSES


$$\begin{aligned} &= 2^{n-2}S + 8 \\ &= (2^{n+1})S \quad \checkmark \end{aligned}$$

Q: FA is implemented using 2 HA,  
1 OR gate; AND, OR, NOT  $\Rightarrow$  Delay 8


Let Exor = Delay 2f

then Delay of ripple carry adder?







FA using 2 HA + 1 OR gate;



KA using 2 HA j 1 OR gate: Valid After 28




Which part depends on previous carry  $C_{in}$ ?



HA1 → This part is independent of  $C_{in}$ .

## Critical Path for S:




Delay for  $S \Rightarrow$  critical path of  $S$   
(Path of maximum delay)

$\Rightarrow \text{ExOR} \rightarrow \text{ExOR}$

$\Rightarrow$  If ✓

# Critical Path of Cout :






Delay for  $C_{out}$  = critical Path  
for  $C_{out}$




$$= 2\delta + \delta + \delta = 4\delta$$



*Full Adder with P and G*



The number of gate levels for the carry propagation can be found from the circuit of the full adder. The circuit is redrawn with different labels in Fig. 4.10 for convenience. The input and output variables use the subscript  $i$  to denote a typical stage of the adder. The signals at  $P_i$  and  $G_i$  settle to their steady-state values after they propagate through their respective gates. These two signals are common to all half adders and depend on only the input augend and addend bits. The signal from the input carry  $C_i$  to the output carry  $C_{i+1}$  propagates through an AND gate and an OR gate, which constitute two gate levels. If there are four full adders in the adder, the output carry  $C_4$  would have  $2 \times 4 = 8$  gate levels from  $C_0$  to  $C_4$ . For an  $n$ -bit adder, there are  $2n$  gate levels for the carry to propagate from input to output.




*Full Adder with P and G*



NOTE :

Although the adder—or, for that matter, any combinational circuit—will always have some value at its output terminals, the outputs will not be correct unless the signals are given enough time to propagate through the gates connected from the inputs to the outputs.



Two numbers:

Input carry:

Sum:

Output carry:

$A_{n-1} \dots A_2 A_1 A_0$  and  $B_{n-1} \dots B_2 B_1 B_0$

$C_0$

$S_{n-1} \dots S_2 S_1 S_0$

$C_n$


*Delay is proportional to  $n$*



- Main drawback of ripple-carry adder: (RCA);
  - The total delay is proportional to the number of bits n.
  - Performance degradation for large values of n.
  - The main bottleneck is the carry, which propagates sequentially from one stage to the next.
- How this can be overcome?
  - Generate all the carry bits in parallel before the actual addition starts.
  - After the initial delay, all the additions can be done in parallel.

Why RCA is slow?

Because




How to make our Adder fast?

Calculate Carry of each adder

Directly . initially ; first calculate  
Carry of each adder : Now all  
carries are available.

Assume  $c_0$  to  $c_y$  are available:





## Carry Look-ahead Adder (CLA)



# Carry Look-ahead Adder (CLA)

- The propagation delay of an n-bit ripple carry order has been seen to be proportional to n.
  - Due to the rippling effect of carry sequentially from one stage to the next.
- One possible way to speedup the addition.
  - Generate the carry signals for the various stages in parallel.
  - Time complexity reduces from  $O(n)$  to  $O(1)$ .
  - Hardware complexity increases rapidly with n.