RESEARCH



Improved Switching and Analog/RF Behaviour of SiGe Heterojunction Dielectric Modulated Dual Material Nano Silicon Tunnel FET for Low Power Applications

Vedvrat¹ · Mohd Yusuf Yasin¹ · Vidyadhar Gupta² · Digvijay Pandey³

Received: 10 August 2023 / Accepted: 2 November 2023 © The Author(s), under exclusive licence to Springer Nature B.V. 2023

Abstract

In the present work, an optimization technique of dielectric material and gate metal for the Silicon Tunnel Field Effect Transistor (Si TFET) is proposed in order to increase the coupling of the electric fields along the channel, i.e., to enhance the electrical properties. This investigation delineates a methodology for alleviating the ambipolar phenomenon and enhancing the on-state current in Tunnel Field-Effect Transistors (TFETs) through the utilization of the advantageous properties provided by a low bandgap material layer positioned proximate to the source region. To decrease the depletion region width a heavily doped $Si_{0.6}Ge_{0.4}$ material layer is deposited in channel at source channel junction which in turn boost the ON current. The ON current equals 8.16×10^{-4} A/µm and the OFF current equals 5.62×10^{-18} A/µm is achieved. Constant current approach is used for threshold voltage extraction and the device's performance is examined for low power applications as well. A diverse set of performance metrics, including analog and RF parameters i.e., on–off ratio (I_{ON}/I_{OFF}) , transconductance (g_m) , parasitic capacitances $(C_{gd}$ and $C_{gs})$, cut-off frequency (f_T) , and gain band-width product (GBW) also assessed and compared with single metal gate double gate Tunnel Field Effect Transistor (SMG-DGTFET), single metal gate hetero dielectric double gate Tunnel Field Effect Transistor (SMG-HD DGTFET) and dual metal gate hetero dielectric double gate Tunnel Field Effect Transistor (DMG-HD DGTFET) structures. Enhanced on-off ratio 1.45×10^{14} reported for suggested device. Gain bandwidth product 14.7 GHz and device cut-off frequency 80.5 GHz were also obtained. Also, the improvement in TGF and TFP was reported by 12.3% and 24.1%, respectively.

 $\textbf{Keywords} \ \ Hetero-dielectric \ material \cdot Dual \ metal \ gate \ (DMG) \cdot Tunnel \ FET \cdot Band \ to \ band \ tunnelling \cdot SiGe \cdot Silicon \ materials$

> Mohd Yusuf Yasin mmyasin@rediffmail.com

Vidyadhar Gupta vidyadhar.gupta@gmail.com

Digvijay Pandey digit11011989@gmail.com

Published online: 14 November 2023

- Department of Electronics and Communication Engineering, Integral University, Lucknow, Uttar Pradesh, India
- Department of Electronics and Communication Engineering, Pranveer Singh Institute of Technology, Kanpur, Uttar Pradesh, India
- Department of Technical Education, Dr. A.P.J. Abdul Kalam Technical University, Lucknow, Uttar Pradesh, India

1 Introduction


Miniaturization has led to a shrinkage in the size of silicon materials to the nanoscale dimensions [1]. According to the International Roadmap for Devices and Systems (IRDS), the implementation of Moore's scaling encounters substantial challenges in technical nodes below 22 nm [2]. The field of nanoscale semiconductor devices has seen rapid development in the recent few of decades and their performance is approaching to the optimum level. But constant energy crunch enforced the researchers to introduce some potent alternatives [3–6]. But short channel effects and higher leakage current restricted the performance of devices. So, the tunnel field effect transistor was introduced as an alternative to the MOS's inherent scaling problems. TFET has gained significant traction in the semiconductor industry due to its novel properties lower leakage current and lesser



subthreshold swing (< 60 mV/decade), as it was not possible with MOSFET. Aside from these benefits, it exhibits two significant deficiencies, low on current and ambipolarity i.e., it can conduct for high positive and negative gate bias both. To control ambipolar behaviour [7, 8] and to increase the on current Dielectric engineered, Gate engineered and Bandgap engineered techniques had been adapted. Researchers had explored many techniques through proposing several architectures to increase the device reliability [9–11]. Few eminent works have premised on using high-k dielectric materials [12–14], hetero-dielectric materials [15, 16], Dual [17–20] and triple material gate [21, 22], III-IV group compound materials near source i.e., hetero-junction TFETs [23–34], L-shaped gate TFET [35, 36], TFET on SELBOX [37], to obtain the preponderate characteristics. Based on the WKB approximation, the tunnelling probability has been derived as;

$$T(E) \propto \exp\left(-\frac{4\sqrt{2m^*}\left(E_g^{3/2}\right)}{3q\hbar(E_g + \Delta\Phi)}\sqrt{\frac{\varepsilon_{Si}}{\varepsilon_{ox}}}t_{ox}t_{Si}\right)\Delta\Phi$$
 (1)

The Eq. (1) implies that the tunnelling rate could be maximised using high-k dielectrics. The doping concentration and dimensions of the device affect I_{ON} and tunnelling width [23, 24]. Higher doping and lower band gap material at source channel junction enhance the I_{ON} and current onoff ratio. Hetero-dielectric material has been investigated for use, wherein a high-k dielectric material is utilized in the vicinity of source side to enhance the I_{ON}, while a low-k material is employed in proximity to the drain side to mitigate ambipolarity [16]. Boucart et. al. [12] explored Double gate TFET (DGTFET) using high-k dielectric material and reported the improved device characteristics as higher on current, subthreshold swing and $I_{\mbox{\scriptsize ON}}/I_{\mbox{\scriptsize OFF}}$ ratio. Kavalieros et al. [14] demonstrated the benefits of high-k materials with tri-gate transistors for achieving enhanced device performance and to control the short channel effects. Choi et al. [16] proposed hetero-dielectric tunnel FET (HD DGTFET) and reported using heterogeneous dielectric materials suppressed the ambipolar current significantly due to which the abrupt transition between on-off states is achieved. Pravin et al. [19] presented dual material gate JLMOSFET with different high-k dielectrics for low powered applications. Their study revealed that the use of dual metal gate together with high-k dielectrics has a positive impact on the device transconductance and TGF, eventually leading to a reduction in power consumption in circuits at the nanoscale level. Priya et al. [17] presented effect of dual metal gate in junctionless TFET (DMDG JLTFET) reported reminiscent reduction of SCEs. Ahish et al. [24] illustrated



Hence, to increase the reliability we presented a double gate TFET that uses dual metal hetero dielectric with Silicon-Germanium (Si_{1-x}Ge_x) pocket at source-channel interface (SiGe-DMG-HD DGTFET). The device performance for single metal gate with high-k dielectric (SMG-DGT-FET), single metal gate with hetero dielectric (SMG-HD DGTFET), dual metal gate with hetero dielectric (DMG-HD DGTFET) has been investigated along with the proposed structure. Analog/RF performance along with important FOMs is also assessed and compared with other structures. Low bandgap material at source channel interface reduces the subthreshold slope, improving I_{ON}/I_{OFF} ratio, I_{ON} and I_{OFF} of proposed device. Impact of length (L₁) and mole fraction (x) variations on transfer characteristics with miller capacitance (Cgd), gate to source capacitance (Cgs), transconductance (gm) and various possible RF parameters also been assessed and analysed.

2 Si Tunnel Fet Structure and Simulation Setup

Schematic views of all TFET structures i.e., SMG-DGTFET, SMG-HD-DGTFET, DMG-HD-DGTFET and SiGe-DMG-HD-DGTFET are depicted in Fig. 1. For SMG double gate TFET dielectric HfO₂ ($\varepsilon = 21\varepsilon_0$) with metal gate work function 4.12 (it relates to Indium, In). is used. Hetero TFET structures consist of the combination of high-k dielectric HfO₂ near source side and SiO₂ at drain side with tunnelling gate work function $M_1 = 4.0$ eV (it relates to Tantalum, Ta) and auxiliary gate work function $M_2 = 4.4$ eV (it relates to Tin, Sn). Proposed structure amalgamates the benefits of using two metal gates (M₁ and M₂) and hetero gate dielectrics with SiGe pocket at source/channel interface. Pocket length $(L_p) = 1$ nm is selected to optimise the designed structure characteristics. To suppress ambipolar issues source and drain are asymmetrically doped. The design parameters used are given as channel length $(L_g) = 50$ nm, body thickness






Fig. 1 Schematic diagrams of a SMG-DGTFET b SMG-HD-DGTFET c DMG-HD-DGTFET and proposed structure d SiGe-DMG-HD-DGT-FET

 $(t_{si}) = 10$ nm, oxide thickness $(t_{ox}) = 3$ nm, n⁺ SiGe pocket length (L_p) = 1 nm, pocket doping = 10^{19} /cm³, source dop $ing = 10^{20}/cm^3$, drain doping = $5 \times 10^{18}/cm^3$, channel dop $ing = 10^{15}/cm^3$, tunnel gate length (L) = 6 nm, auxiliary gate length $(L_2) = 44$ nm, tunnelling gate work function $(\Phi_{M1}) = 4.0 \text{ eV}$, auxiliary gate work function $(\Phi_{M2}) = 4.4 \text{ eV}$. All the structures have been optimised for threshold voltage equals to 0.22 V. To keep the threshold voltage same, work functions of SMG-DGTFET and SMG-HD-DGTFET are kept as 4.12 eV and 4.08 eV(it relates to Aluminium, Al). respectively. All simulations have been performed on 2-D ATLAS by Silvaco International [38] with its default parameters. The nonlocal BTBT model which depends on band diagram calculation and uniform doping profile were invoked for simulations. Along with band gap narrowing model, other physical models such as Fermi-Dirac statistics (FERMI) model, recombination (SRH) model [30], field dependent mobility (FLDMOB) model, concentration dependent (CONMOB) model have been incorporated. The design parameters of all stated structures for simulation are summarised in Table 1.

Table 1 Dimensions of S_1 , S_2 , S_3 and S_4 structures

| Parameters | Symbol | Values |
|------------------------------------|----------------------|--------------------|
| Body thickness (nm) | t_{si} | 10 |
| Source Doping (cm ⁻³) | N_A^+ | 1×10^{20} |
| Drain doping (cm ⁻³) | N_D^+ | 5×10^{18} |
| Channel doping (cm ⁻³) | N_A | 1×10^{15} |
| Length of channel (nm) | L_{g} | 50 |
| Length of high-k dielectric (nm) | L_1 | 6 |
| Length of S_iO_2 (nm) | L_2 | 44 |
| Gate length under metal M_1 (nm) | L_1 | 6 |
| Gate length under metal M_2 (nm) | L_2 | 44 |
| Oxide thickness (nm) | t_{ox} | 3 |
| Tunnelling Gate Work function (eV) | Φ_{M1} | 4 |
| Auxiliary Gate Work function (eV) | Φ_{M2} | 4.4 |

The integration of the process flow previously described for asymmetric dielectric [39] and gate materials [40, 41] may be utilized to fabricate DMG HD DGTFET. The complexity and challenges associated with the device






Fig. 2 Calibration of the double gate tunnel FET model used in simulation work with ref. [18]




Fig. 3 $~I_d\text{--}V_{gs}$ characteristics of $S_1,~S_2,~S_3$ and S_4 structures in on state i.e., $V_{gs}\!=\!1.5~V$ and $V_{ds}\!=\!1~V$

processing are expected to be overcome by employing HD DGTFET process steps, as well as the stated technique for DMG FETs. The device model utilized in this study has been calibrated with reference to the source cited as [18], and the resulting calibration curve is represented in

Table 2 Comparison of Analog

performance parameters of various TFET structures

| Different TFET structures | I _{ON} (A/μm) | I _{OFF} (A/μm) | I_{ON}/I_{OFF} | SS (mV/ decade) | V _{th} (V) |
|---------------------------|------------------------|-------------------------|-----------------------|--------------------|---------------------|
| SMG DGTFET | 4.43×10^{-4} | 7.75×10^{-11} | 5.72×10^6 | 17 | 0.221 |
| SMG-HD DGTFET | 4.44×10^{-4} | 1.26×10^{-11} | 3.53×10^7 | 22 | 0.221 |
| DMG-HD DGTFET | 5.24×10^{-4} | 2.26×10^{-12} | 1.97×10^{8} | 29 | 0.221 |
| SiGe DMG-HD DGTFET | 8.16×10^{-4} | 5.62×10^{-18} | 1.45×10^{14} | 48 | 0.224 |



Fig. 2. Similar parameters were selected for the purpose of calibration.

3 Result and Discussion

3.1 DC Characteristics

The transfer characteristics of stated TFET structures are compared in Fig. 3. The SiGe-DMG-HD-DGTFET structure exhizbits superior on-current and lesser off-current as compared to others, as evidenced by simulation results. The increased ON and OFF current observed in the proposed structure can be attributed to the presence of SiGe material layer and dual metal gate respectively. These components contribute to both vertical and lateral BTBT effects, as well as band gap narrowing.

Table 2 shows the comparative analysis of proposed structure and other TFET structures across multiple performance parameters. It can be depicted that SiGe-DMG-HD-DGTFET gives better ON and OFF current as compared to others, which can be validated through surface potential plots of all structures in Fig. 7. Hence, higher I_{ON}/I_{OFF} ratio (10¹⁴) has been obtained which is quite adequate for digital applications. Low threshold voltage (0.22 V) is also favourable for low power applications. However, SMG-DGTEFET and SMG HD-DGTFET provides better subthreshold swing. Due to presence of doped pocket at source slope of transfer characteristic is reduced, which in turn increases the SS in SiGe-DMG-HD-DGTFET.

In this study, we investigate the impact of varying the drain bias, Vds, on the drain characteristic of a SiGe DMG-HD DGFET with a pocket length of 1 nm. When the drain bias is raised, the Fermi potential also increases, leading to a steady decrease in the inversion charge in the channel and an increase in the emergence of BTBT (band-to-band tunneling) owing to the enhanced electric field. This phenomenon exhibits similarity to the amplification of gate voltage $V_{\rm gs}$, particularly noticeable when the device is OFF. During ON condition, the increased gate biasing effectively improves the impact of BTBT, serving as the regulating parameter. Consequently, the drain bias is not the sole reason for boosting the current. The $V_{\rm ds}$ -dependent transfer characteristics ($I_{\rm d}$ - $V_{\rm gs}$) of suggested

design (SiGe-DMG-HD-DGTFET) are depicted in Fig. 4. It depicts the minimal variation in I_d with the increase in the V_{gs} , suggesting effective regulation of the gate during tunnelling. In Table 3 variation in V_{th} with varying drain bias is mentioned which clearly depicts a minimal variation in V_{th} as the gate voltage is increased.

One significant obstacle in achieving scalability of MOSFETs is the occurrence of Drain Induced Barrier Lowering (DIBL) phenomenon, which may be mathematically expressed as

$$DIBL = \frac{V_{th1} - V_{th2}}{V_{dx2} - Vds_1} \tag{2}$$

The drain-induced barrier lowering (DIBL) was determined by measuring the drain bias at two different levels: 0.3 V (as Vds1) and 1.0 V (as Vds2). The measured value is determined to be 2.5 mV/V.

The energy diagram of the pocket doped DMG-HD-DGTFET design is depicted in Fig. 5 b. Figure 5 a compares the energy diagram of proposed design with other conventional structures. At a gate voltage, $V_{gs} = 0$ V and a drain-source voltage, $V_{ds} = 1$ V, the tunnelling barrier is wider between the source and channel region. Consequently, the initial absence of tunnelling probability of charge carriers from the source's valence band to the channel's conduction band results in the device being in the OFF-state. As the gate voltage, V_{gs} is raised to 1 V, the tunnelling barrier will decrease in width, allowing for the




Fig. 4 Drain voltage (V_{ds}) dependent transfer characteristics of SiGe-DMG-HD-DGTFET

transfer of charge carriers. This will result in a significant hike in the tunnelling current. Therefore, turns on the device as illustrated in Fig. 5 b.

Figure 6 points out the transfer characteristics of SiGe layered double metal tunnel FET in context with high-k dielectric length (L₁) variation. The DMG-HD DGTFET is proposed with a variable SiO₂ length ranging from 0 to 50 nm. A comparison is drawn between the drain current of a proposed SiGe DMG-HD DGTFET with $L_1 = 6$ nm and L_1 equals to 0 nm, 16 nm and 50 nm. The proposed DMG-HD DGTFET $(L_1 = 6 \text{ nm})$ exhibits a drain current of $8.16 \times 10^{-4} \text{A/µm}$, while with length 0 nm, 16 nm, 25 nm and 50 nm the it displays drain current $3.75 \times 10^{-6} \text{A/\mu m}$, $5.64 \times 10^{-4} \text{A/\mu m}$ and $5.64 \times 10^{-4} \text{A/\mu m}$ um respectively, as shown in Table 4. The observed improvement can be ascribed to a decrease in the tunnelling energy gap due to HfO₂ in the source/channel junction, with an increase in the tunnelling energy gap by SiO₂ in the channel/drain junction. The proximity of the L₁ to the source results in a lower OFF current in comparison to the others. The lack of available electrons for current conduction can be attributed to their confinement within the unoccupied density of states that is formed at the tunnel junction [36]. Inadequate density of states at the tunneling junction for the tunneling electrons will occur when Length L1 is increased. The unconfined electrons exhibit a high susceptibility to the drain voltage, resulting in an escalation of the I_{OFF} . The lowest OFF current of $5.62 \times 10^{-18} A/\mu m$ is achieved when the length L_1 is 6 nm (Fig. 7).

It can be inferred that a significant reduction in the length (<6 nm) of high-k on the source side brought a considerable decrease in the on-current.


 $\mathrm{Si}_{1\text{-x}}\mathrm{Ge}_{\mathrm{x}}$ pocket was added to DMG-HD-DGTFET to enhance the drive current. The alteration of the bandgap and band alignment in heterojunctions of SiGe semiconductors may be readily achieved by altering the mole-fraction of germanium [42]. The effective bandgap in the heterojunction TFET is considerably reduced as a result of the alignment of the bands in the source and the channel. Nevertheless, as a result of the larger bandgap present in the channel, the off-state current (I_{OFF}) of the Tunnel Field-Effect Transistor (TFET) is maintained at a low level. This effectively optimizes both the on-state current (I_{ON}) and the off-state current (I_{OFF}) concurrently.

The length of the pocket is adjusted within the range of 0 nm to 3 nm in order to achieve optimal operation for the device. Figure 8 illustrates the impact of variations in pocket length. The graph clearly demonstrates that as the pocket length is increased by 1 nm, there is an apparent decrease in

Table 3 Effect of Drain voltage, (V_{ds}) variation on threshold voltage, (V_{th})

| $V_{ds}(V)$ | 0.3 | 0.4 | 0.5 | 0.6 | 0.7 | 0.8 | 0.9 | 1 |
|------------------------|----------|----------|--------|----------|----------|----------|----------|----------|
| $V_{th}\left(V\right)$ | 0.226198 | 0.225691 | 0.2254 | 0.225043 | 0.224812 | 0.224577 | 0.224339 | 0.224124 |








Fig. 5 a Energy diagram of S_1 , S_2 , S_3 and S_4 structures and **b** SiGe DMG-HD TFET for ON state ($V_{gs}\!=\!1.5$ V, $V_{ds}\!=\!1$ V) and OFF state ($V_{gs}\!=\!0$ V, $V_{ds}\!=\!1$ V)

device performance. The maximum current in the ON state and the minimum current in the OFF state are attained when the length of L_1 is equal to 1 nm.

The results of varying the Ge mole fraction are depicted in Fig. 9. It was observed that source channel interface stress increases with Ge mole fraction (x = 0.1 to 0.4). This led to a gradual reduction in the bandgap near source, resulting in a decrease in the tunnelling width which leads to an enhanced tunnelling probability. Maximum on current is obtained at x = 0.4.

The present study examines the transconductance to evidence its effect on device linearity as well as the unity current-gain cut-off frequency (f_T), GBP and other FOMs. Transconductance of a TFET can be calculated as




Fig. 6 SiGe-DMG-HD DGTFET transfer characteristics with high-k dielectric length variation

$$g_m = \frac{\partial I_{ds}}{\partial V_{gs}} \tag{3}$$

3.2 Transconductance

Figure 10 depicts the extracted transconductance (GM) for the proposed DMG-HD DGTFET and other conventional TFET structures. The inclusion of a sleek, heavily doped SiGe pocket at the SiGe/Si interface enhances the tunnelling rate, thus results in increased transconductance (gm). Transconductance is enhanced in the proposed design compared to other TFET structures.

3.3 Capacitive Analysis

In TFET, Parasitic capacitances is a vital control parameter that affects RF parameters also. Parasitic capacitances comprising C_{gs} and C_{gd} , impact device performance. Total gateto-gate capacitance (Cgg) is represented by Cgd in TFETs, while $C_{\alpha s}$ remains relatively modest. This is in contrast to MOSFETs, where C_{gs} is virtually equal to C_{gd} (in linear region). C_{gd} rises as gate bias is applied because the potential barrier between the channel and drain is lowered. Because it is the primary component influencing the transient response, Miller capacitance, C_{gd} [29] is one of the biggest challenges in constructing digital circuits. Therefore, $C_{\rm gg}$ and $C_{\rm gd}$ ought to be minimised. DMG-HD DGTFET, SMG-HD DGTFET, and SMG DGTFET are all compared with SiGe DMG-HD DGTFET in Fig. 11 a and b for their parasitic capacitances. At $V_{ds} = V_{gs} = 1$ V, it has been observed that the SiGe DMG-HD DGTFET has the lowest C_{gd} value, while the SMG DGTFET has the highest value.

The C_{gd} versus V_{gs} plot for SiGe DMG-HD DGT-FET, as a function of high-k length (L_1) variation, is



Table 4 Comparison of Analog performance of proposed structure, S₄ for dielectric length (L₁) variations

| Dielectric length | I _{ON} (A/μm) | I _{OFF} (A/μm) | I_{ON}/I_{OFF} | SS (mV/dec- ade) | V _{th} (V) |
|-----------------------|------------------------|-------------------------|-----------------------|---------------------|---------------------|
| $L_1 = 0 \text{ nm}$ | 3.75×10^{-6} | 2.29×10^{-18} | 1.63×10^{12} | 29 | 0.7 |
| $L_1 = 6 \text{ nm}$ | 8.16×10^{-4} | 5.62×10^{-18} | 1.45×10^{14} | 48 | 0.22 |
| $L_1 = 16 \text{ nm}$ | 5.64×10^{-4} | 5.49×10^{-18} | 1.03×10^{14} | 50 | 0.23 |
| $L_1 = 50 \text{ nm}$ | 5.64×10^{-4} | 2.54×10^{-13} | 2.22×10^9 | 45 | 0.23 |




Fig. 7 Surface Potential of all design structures, $S_1,\ S_2,\ S_3$ and S_4 across the length




Fig. 8 Effect of SiGe pocket length variation on drain characteristics for proposed structure S_4

depicted in Fig. 12. It reveals that the C_{gd} starts increasing at V_{gs} 0.22 V, as tunnelling commences at V_{th} . The capacitance (C_{gd}) of TFET with $L_1 = 0$ nm, $L_1 = 6$ nm, $L_1 = 16$ nm, $L_1 = 25$ nm, and $L_1 = 50$ nm is plotted. The Proposed design with dielectric length ($L_1 = 6$ nm) shows a diminution in C_{gd} among all others. The reduction in capacitance observed in the suggested TFET design is owing to the reduction in length of the high-k dielectric.




Fig. 9 Effect of SiGe mole fraction (x) variation on drain characteristics for proposed structure \mathbf{S}_4




Fig. 10 Transconductance of all design structures S_1 , S_2 , S_3 and S_4

The reduction of C_{gd} is needed to attain a diminished time delay within the digital circuit.

3.4 RF Performance

Figure 13 shows the cut-off frequency curve for various mentioned TFET structures. Cut-off frequency refers to the frequency at which the current gain is 1 and it is also






Fig. 11 Variation of ${\bf a}$ gate to source capacitance, C_{gs} and ${\bf b}$ gate to drain capacitance, C_{gd} for all four structures S_1 , S_2 , S_3 and S_4 with gate voltage (V_{gs})

0.0

0.2






Fig. 12 Variation of gate to drain capacitance, $(C_{\rm gd})$ for SiGe-DMG-HD-DGTFET with high-k dielectric length variation



$$f_t = \frac{g_m}{2\pi \left(C_{os} + C_{od}\right)} \tag{4}$$

SiGe DMG-HD DGTFET gives better performance at gate voltage 1 V. At $V_{gs} = V_{ds} = 1$ V, the obtained cut-off frequency for the proposed design and DMG-HD DGT-FET are 85 GHz and 74 GHz, respectively. Increase in f_T is due to presence of high-K material near source and heavily doped III-V compound material ($Si_{1-x}Ge_x$) at source/channel interface.

The device operating frequency range can be defined by gain-bandwidth product as;



0.6

0.8

Gate Voltage, Vgs(V)

1.2

Fig. 13 Cut-off frequency (f_T) of all structures $S_1,\ S_2,\ S_3$ and S_4 at $V_{gs}\!=\!1.5\ V$ and $V_{ds}\!=\!1\ V$

0.6

0.8

Gate Voltage, Vgs(V)

1.0

1.2

1.4

$$GBP = \frac{g_m}{20\pi C_{od}} \tag{5}$$

GBP graph for all mentioned structures is plotted in Fig. 14. Due to increased g_m and reduced C_{gd} SiGe DMG-HD DGTFET displays the improved results over other compared structures.

Some essential RF parameters like gain frequency product (GFP), gain transconductance frequency product (GTFP) and trans conductance frequency product (TFP) have also been explored and evaluated as given by Eqs. (6–8) respectively. It is crucial to emphasize that GFP holds significance in the high frequency applications pertaining to operational amplifiers (OPAMPs). The utilization of the gain transconductance frequency product






Fig. 14 Gain bandwidth product, GBP of all four structures at $V_{\rm ex}\!=\!1.5~V$ and $V_{\rm ds}\!=\!1~V$

(GTFP) serves to establish a trade-off between power consumption and operational speed.

$$GFP = A_{\nu} x f_t \tag{6}$$

$$GTFP = TGFxGFP \tag{7}$$

$$TFP = TGFxf_t \tag{8}$$

In Fig. 15 a, the gain frequency product (GFP) is depicted as a function of the gate bias voltage for all the mentioned DGTFET structures, while maintaining a constant drain voltage of $V_{DS} = 1.0$ V. Based on the analysis of Fig. 13 a, GFP behaves in a linear way as the applied gate bias goes up in the sub-threshold region. This linear increment persists until reaching a peak value, after which a decline is observed within the saturation region. Also, it has been seen that the SiGe DMG-HD DGTFET has the highest value, making it a very good choice for improving the RF performance of FET devices.




Fig. 15 Comparision of a GFP b TFP and GTFP (c) Intrinsic gain (d) TGF and g_m for various conventional TFET structures S_1 , S_2 , and S_3 with proposed design structure S_4



Figure 15 b shows TFP and GTFP variation as a function of gate bias voltage for all mentioned DGTFET structure at a constant drain voltage $V_{DS}\!=\!1.0$ V. The gain-transconductance-Frequency product (GTFP) has been used to find the desired operational region. This is done by taking speed, transconductance, and gain into careful consideration. The term "transconductance frequency product (TFP)" refers to the multiplication of the cut-off frequency and the transconductance gain factor (TGF). It is observed from Fig. 13 b that the TFP and GTFP both behaves in a linear way as the applied gate bias goes up in the sub-threshold region holding the peak value before decreasing in saturation region. Further, it has been noticed that SiGe DMG-HD DGTFET obtained higher value among structures which is desirable for better RF performance of the devices.


The intrinsic gain, denoted as A_V , holds significant importance as an analog performance metric. It serves to quantify the variation in transconductance with respect to output conductance. Figure 15 c illustrates the variation in intrinsic gain as a function of applied gate bias voltage for all DGTFET structures mentioned while maintaining a constant drain voltage of VDS = 1.0 V. The observation can be made from the graphical representation in Fig. 13 c that the intrinsic gain exhibits an upward trend as the applied gate bias voltage is increased within the linear region, while it demonstrates a downward trend within the saturation region. Further, it has also been observed that intrinsic gain is higher for SiGe DMG-HD DGTFET structure. TGF, an essential parameter for evaluating transconductance generation efficiency, is expressed as,

$$TGF = \frac{g_m}{I_{ds}} \tag{9}$$

The gain per unit value of power dissipation is rendered by TGF. TGF plot for mentioned structures is shown in Fig. 15 d. Figure shows that in weak inversion regime TGF has highest value for proposed design, but it goes down as gate voltage increases which indicates steeper subthreshold swing at lower gate voltages. From Fig. 13 it has been determined that the proposed design improvement is improved in TGF by 12.3%, TFP by 24.1%, GFP by 47% and GTFP by 53.5% as compared to DMG-HD DGTFET structure.

4 Conclusion

A dual metal hetero dielectric double gate TFET with SiGe pocket has been thoroughly analysed for analog and RF performance. To increase the drive current bandgap modulated pocket of SiGe has been incorporated at source channel interface. Ambipolarity is reduced via hetero-dielectric material and inequal doping of source and drain. The



Acknowledgements We express our heartfelt gratitude to the anonymous reviewers for their valuable comments and insightful suggestions to enhance the overall quality of the manuscript. The authors are grateful to the Integral University, Lucknow, Uttar Pradesh, India, for providing them manuscript number IU/R&D/2023-MCN0002175 for the current research work.

Authors' Contributions Vedvrat: Conceptualization, Methodology, TCAD Software, Data curation, Analysis and Interpretation of data, Writing- Original draft preparation, Visualization, Investigation, Validation. Mohd Yusuf Yasin: Supervision and Reviewing. Vidyadhar Gupta: Revision and editing. Digvijay Pandey: Revision and editing.

Funding The author(s) received no financial support for the research, authorship, and/or publication of this article.

Data Availability The data and material are available within the manuscript.

Declarations The authors declare that all procedures followed were in accordance with the ethical standards.

Ethics Approval Not applicable.

Consent to Participate All the authors declare their consent to participate in this research article.

Consent for Publication All the authors declare their consent for publication of the article on acceptance.

Competing Interests The authors declare no competing interests

References

- Ajayan J, Nirmal D, Tayal S, Bhattacharya S, Arivazhagan L, Fletcher AS, Murugapandiyan P, Ajitha D (2021) Nanosheet field effect transistors-A next generation device to keep Moore's law alive: an intensive study. Microelectron J 114:105141. https://doi. org/10.1016/j.mejo.2021.105141
- International Roadmap for Devices and Systems (IRDS): More Moore (2017) https://irds.ieee.org/images/files/pdf/2017/2017I RDS_ES.pdf. Accessed 6 Oct 2020
- Wong HSP, Frank DJ, Solomon PM, Wann CHJ, Welser JJ (1999) Nanoscale CMOS. Proc IEEE 87:537–570
- Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy efficient electronic switches. Nat Nanotechnol 479:329– 337. https://doi.org/10.1038/nature10679
- Liu H, Datta S, Narayanan V (2013) Steep switching tunnel FET: A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications. In: International symposium on low power Electronics and Design (ISLPED). IEEE, pp 145–150



- Choi WY, Park BG, Lee JD, Liu TJK (2007) Tunnelling fieldeffect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28(8):743–745. https://doi.org/10.1109/LED.2007.901273
- Abdi DB, Kumar MJ (2014) Controlling ambipolar current in tunnelling FETs using overlapping gate-on-drain. IEEE J Electron Devices Soc 2:187–190. https://doi.org/10.1109/JEDS. 2014.2327626
- Narang R, Saxena M, Gupta R, Gupta M (2012) Assessment of ambipolar behavior of a tunnel FET and influence of structural modifications. J Semicond Technol Sci 12:282–291. https://doi. org/10.5573/JSTS.2012.12.4.482
- Pal A, Sachid AB, Gossner H, Rao VR (2011) Insights into device design insights into the design and optimization of Tunnel-FET devices and circuits. IEEE Trans Electron Devices 58:1045–1053. https://doi.org/10.1109/TED.2011.2109002
- Han G, Yee YS, Guo P, Yang Y, Fan L, Zhan C, Yeo YC (2010) Enhancement of TFET performance using dopant profile-steepening implant and source dopant concentration engineering at tunneling junction. In Silicon Nanoelectronics Workshop. IEEE, pp 1–2. https://doi.org/10.1109/SNW.2010.5562594
- Jiao GF, Chen ZX, Yu HY, Huang XY, Huang DM, Singh N, Lo GQ, Kwong DL, Li MF (2009) New degradation mechanisms and reliability performance in tunneling field effect transistors. In: IEEE international electron devices meeting (IEDM). IEEE, pp 1–4. https://doi.org/10.1109/IEDM.2009.5424234
- Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high-κ gate dielectric. IEEE Trans Electron Devices 54:1725– 1733, https://doi.org/10.1109/TED.2007.899389
- 13. Nirmal D, Nalini B, Vijay P (2010) Nanosized high κ dielectric material for FINFET. Integr Ferroelectr 121(1):31–35
- Kavalieros J, Doyle B, Datta S, Dewey G, Doczy M, Jin B, Lionberger D, Metz M, Rachmady W, Radosavljevic M, Shah U, Zelick N, Chau R (2006) Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering. In: Symposium on VLSI Technology, 2006. Digest of Technical Papers. IEEE, pp 50–51. https://doi.org/10.1109/VLSIT.2006. 1705211
- Narang R, Saxena M, Gupta R, Gupta M (2013) Device and circuit level performance comparison of tunnel FET architectures and impact of heterogeneous gate dielectric. J Semicond Technol Sci 13:224–236. https://doi.org/10.5573/JSTS.2013.13.3.224
- Choi W, Lee W (2010) Hetero-gate-dielectric tunneling fieldeffect transistors. IEEE Trans Electron Devices 57:2317–2319
- Priya GL, Balamurugan N (2019) New dual material double gate junctionless tunnel FET: subthreshold modeling and simulation. AEU Int J Electron Commun 99:130–138. https://doi.org/10. 1016/j.aeue.2018.11.037
- Saurabh S, Kumar M (2011) Novel attributes of a dual material gate nanoscale tunnel field-effect transistor. IEEE Trans Electron Devices 58:404

 –410. https://doi.org/10.1109/TED.2010.2093142
- Pravin J, Nirmal D, Prajoon P, Ajayan J (2016) Implementation of nanoscale circuits using dual metal gate engineered nanowire MOSFET with high-k dielectrics for low power applications. Physica E Low-Dimens Syst Nanostruct 83:95–100. https://doi. org/10.1016/j.physe.2016.04.017
- Verhulst AS, Sorée B, Leonelli D (2010) Modeling the single gate, double-gate, and gate-all-around tunnel field-effect transistor. J Appl Phys 107:24518. https://doi.org/10.1063/1.3277044
- Gupta SK, Kumar S (2019) Analytical modeling of a triple material double gate TFET with hetero-dielectric gate stack. Silicon 11(3):1355–1369. https://doi.org/10.1007/s12633-018-9932-y
- 22. Dutta U, Soni M, Pattanaik M (2019) Simulation study of hetero dielectric tri material gate tunnel FET based common source amplifier circuit. AEU Int J Electron Commun 99:258–263. https://doi.org/10.1016/j.aeue.2018.12.004

- Ahish S, Sharma D, Vasantha MH, Kumar Y (2017) Performance analysis of InGaAs/GaAsP heterojunction double gate tunnel field effect transistor. Superlattices Microstruct 103:93–101. https://doi. org/10.1016/j.spmi.2017.01.014
- Ahish S, Sharma D, Kumar Y, Vasantha MH (2016) Performance enhancement of novel InAs/Si hetero double-gate tunnel FET using Gaussian doping. IEEE Trans Electron Devices 63:288–295. https://doi.org/10.1109/TED.2015.2503141
- Asthana PK, Ghosh B, Goswami Y, Tripathi B (2014) Highspeed and low-power ultradeep-submicrometer III–V hetero junctionless tunnel field-effect transistor. IEEE Trans Electron Devices 61(2):479–486. https://doi.org/10.1109/TED.2013.2295238
- 26. Wu YQ, Xu M, Wang R S, Koybasi O, Ye PD (2009) High performance deep-submicron inversion-Mode InGaAs MOSFETs with maximum G m exceeding 1.1 mS/µm: New HBr pretreatment and channel engineering. In IEEE International Electron Devices Meeting (IEDM). IEEE, pp 1–4
- Mookerjea S, Datta S (2008) Comparative study of Si, Ge and InAs based steep subthreshold slope tunnel transistors for 0.25 V supply voltage logic applications. In: Device research conference. IEEE, pp 47–48
- Goswami R, Bhowmick B, Baishya S (2016) Physics-based surface potential, electric field and drain current model of a δp+Si1-xGex gate-drain underlap nanoscale n-TFET. Int J Electron 103:1566–1579. https://doi.org/10.1080/00207217.2016.1138514
- Patel N, Ramesha A, Mahapatra S (2008) Drive current boosting of n-type tunnel FET with strained SiGe layer at source. Microelectron J 39:1671–1677. https://doi.org/10.1016/j.mejo.2008.02. 020
- Cao W, Yao CJ, Jiao G, Huang D, Yu HY, Li M (2011) Improvement in reliability of tunneling field-effect transistor with p-n-i-n structure. IEEE Trans Electron Devices 58(7):2122–2126. https://doi.org/10.1109/TED.2011.2144987
- Mookerjea S, Krishnan R, Datta S, Narayanan V (2009) On enhanced miller capacitance effect in inter band tunnel transistors. IEEE Electron Device Lett 30:1102–1104. https://doi.org/ 10.1109/LED.2009.2028907
- Shockley W, Read WT (1952) Statistics of the recombination of holes and electrons. Phys Rev 87:835–842
- Gupta A, Pandey AK, Upadhyay S, Gupta V, Gupta TK, Pandey D, Chandel VS (2023) The investigation of gate oxide and temperature changes on electrostatic and Analog/RF and behaviour of nanotube junctionless double-gate-all around (NJL-DGAA) MOS-FETs using Si nano-materials. Silicon 15:5197–5208. https://doi.org/10.1007/s12633-023-02436-0
- Sharma M, Pandey D, Palta P (2022) Design and power dissipation consideration of PFAL CMOS V/S conventional CMOS Based 2:1 multiplexer and full adder. Silicon 14:4401–4410. https://doi.org/10.1007/s12633-021-01221-1
- Goswami P, Bhowmick B (2019) Optimization of electrical parameters of pocket doped SOI TFET with L shaped gate. Silicon. https://doi.org/10.1007/s12633-019-00169-7
- Goswami P, Khosla R, Bhowmick B (2019) RF analysis and temperature characterization of pocket doped L-shaped gate tunnel FET. Appl Phys A 125:733. https://doi.org/10.1007/ s00339-019-3032-8
- Barah D, Singh AK, Bhowmick B (2018) TFET on Selective Buried Oxide (SELBOX) Substrate with Improved I_{ON}/I_{OFF} Ratio and reduced ambipolar current. Silicon. https://doi.org/10.1007/ s12633-018-9894-0
- Manual AUS (2013) Device simulation software. Silvaco Int., Santa Clara, CA
- Lee G, Jang JS, Choi WY (2013) Dual-dielectric-constant spacer hetero-gate-dielectric tunneling field-effect transistors. Semicond Sci Technol 28(5):052001. https://doi.org/10.1088/0268-1242/ 28/5/052001



- Cui N, Liang R, Wang J, Xu J (2012) Lateral energy band profile modulation in tunnel field effect transistors based on gate structure engineering. AIP Adv 2(2). https://doi.org/10.1063/1.4705398
- Na KY, Kim YS (2006) Silicon complementary metal—oxide—semiconductor field-effect transistors with dual work function gate. Jpn J Appl Phys 45(12R):9033. https://doi.org/10.1143/JJAP.45.9033
- 42. Li W, Woo JC (2018) Optimization and scaling of Ge-pocket TFET. IEEE Trans Electron Devices 65(12):5289–5294. https://doi.org/10.1109/TED.2018.2874047

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

