

Butterfold

Folding all the way

Contents

1. 5G PHY	3
2. Chipathon Constraints	4
2.1. Section 2.1	5

1. 5G PHY

<Need to populate>

2. Chipathon Constraints




Figure 1: Team level allocation of the die

Field	Parameters _(max)	Description
Power	5V × 0.5A	Not confirmed
Area	3.05mm × 1.6mm	Not confirmed
Pins	22 + 1(VDD) + 1(GND)	Padframe A
F _{clk}	150MHz	

Table 1: Process constraints

LibreLane standard cells operate at 5.0V (upon inspection of the macros in the docker container)
 SRAM can also be configured to use 5.0V

2.1. Section 2.1




Figure 2: Expected pinout

Pin	Name	Direction
	5V × 0.5A	Not confirmed
Area	3.05mm × 1.6mm	Not confirmed
Pins	22 + 1(VDD) + 1(GND)	Padframe A
F _{clk}	150MHz	

,




Figure 3: Area budget