

Project Name: "SAP-1 Computer design using Logisim"

Objectives:

The aims of this Project are given below.

- i) To know about SAP-1 Computer.
- ii) To know different functionality of Logisim.
- iii) To know different components of SAP-1 Computer.
- iv) To design a SAP-1 computer using Logisim.

Introduction:

The Simple - As - Possible (SAP)-1 Computer is a very basic model of a micro Processor explained by Albert Paul Malvino. The SAP-1 design contains the basic necessities for a functional Micro - Processor. Its primary purpose is to develop basic understanding of how a microprocessor works, interacts with memory and other parts of the system like input and output. The instruction set is very limited and simple. SAP-1 is the first stage in the evolution towards modern computers.

Fig-1 Shows the architecture of SAP-1, a bus

organised computer. All registers outputs to the W bus

are three-state, this allows orderly transfer of data. All other register outputs are two state, these outputs continuously drive the boxes they are connected to.




Fig: 1: SAP-1 architecture.

Program Counter: The Program counter is reset to 0000 before each computer run. When the Computer run begins, the De sends address 0000 to memory. The PC then is incremented to get 0001. After the first instruction is fetched and executed, the PC sends address 0001 to memory. Again the PC is incremented. After the second instruction is fetched and executed, the PC sends next address to memory. In this way, PC is keeping track of the next instruction to be fetched and executed.

Input and MAR: It includes the address and data switch registers. These switch registers which are a part of input unit allow to send 4 address bits and 8 data bits to the RAM. As recalled, instruction and data words are written into RAM before a computer run.

The MAR is part of SAP-1 memory. During a computer run, the address in PC is latched into MAR. A bit later, the MAR applies this 4-bit address to RAM where a read operation is performed.

The RAM : The RAM is a 16×8 static TTL RAM.

This allows one to store a program and data in the memory before computer run. During a computer run, RAM receives a 4-bit address from MAR and a read operation is performed. In this way, the data or instruction word in RAM is placed on the w bus for use in some other part of the computer.

Instruction Register (IR): IR is a part of control unit. To fetch an instruction, the computer does a memory operation. This places the contents of addressed memory location on w bus. At the same time, IR is set up for loading on the next positive clock edge. The contents of the IR are split into two nibbles. The upper nibble is a two-bit controller sequence that goes directly to the block labeled "State output that is needed". The other lower nibble is a three-bit controller sequence that is read into w bus when

Controller Sequence: Before each computer run a \overline{CLR} is

Sent to PC and a \overline{CLR} signal to the IR. This resets the PC to 0000 and wipes out the last instruction to the IR. A clock signal CLK is sent to all buffer registers. This synchronizes the operation of the computer, ensuring that all register transfer occurs on the positive edge of common CLK Signal.

The 12 bits that come out of Controller from a word controlling the rest of the computer. The 12 wires carrying the control word are called the control bus.

The control word has the format of

$$CON = C_p E_p \overline{L_m} \overline{C_E} \quad \overline{L_1} \overline{E_1} \quad \overline{L_A} \overline{E_A} \quad S_u E_u \overline{L_B} \overline{L_o}$$

The word determines how the registers will react to the next positive clock edge.

Accumulator: An accumulator (A) is a buffer register that stores intermediate answers during a computer run. It has two outputs. The two state output goes directly

To adder Subtractor The three - state output goes to the W bus . Therefore , the 8-bit word continuously drives the adder - Subtractor , the same word appears on W bus when EA is high .

The Adder Subtractor:

SAP-1 uses a 2's complement adder - Subtractor . When S_4 is low , the sum output of adder - Subtractor is

$$S = A + B$$

When S_4 is high , the difference appears .

$$A = A + B'$$

It is asynchronous . When EA is high the contents appear on the W bus .

B register: The B register is another buffer register . It is used in arithmetic operations . A low L_B and positive clock edge load the word on W bus into B register drives the adder - Subtractor supplying the number to be added or subtracted from the contents of the accumulator .

1607032

Output Register:

At the end of computer run, the accumulation contains the answer to the problem being solved when F_A is high and L_o is low.

positive edge leads the accumulation word into the output register.

The output register is often called an output port because processed data can leave computer through this register.

Binary display:

The binary display is a row of

eight LEDs. Because each LED

is connected to one flip flop of the output

(8070 32)
point, the binary display shows the
contents of the output port.

Instruction set of SAP-1:

The SAP-1 instruction set follows:

① LDA: This stands for "Load the
address of the word to be loaded".
Accumulation" A complete LDA instruction
includes the hexa decimal address

of the data to be loaded,

② ADD: A complete ADD instruction
includes the address of the word to

be added. For instance, ADD 9H
means add the elements of

memory location 9H to accumulation

1607032

replace the original contents of the accumulation.

③ SUB

A complete sub instruction includes

the address of word to be subtracted

for example $SUB 9H$ means subtract

contents of memory location $9H$

from the contents of memory locations CH

from the contents of the accumulation.

④ OUT :

The out instruction tells the SAP-1

computer to transfer the accumulation

contents into the output port. Out is

not complete by itself because it does not have

an included an address number in its

out because the instruction does not include

1807032

selected data in the memory. Register set and program

5. HLT:

HLT stands for ~~Halt~~ halt. It tells

the computer to stop processing data.

HLT makes the end of a program

You must use a HLT instruction
at the end of every SAP-1

program. To start and most

(Conclusion).

In this project we learnt about

SAP-1 computer design process. We

also learnt how to design every


component of SAP-1 computer

in logicism. We implemented



- 1607032_1607098
 - main
 - MAR(4-bit)(1607098)
 - A-Register(1607032)
 - program counter(1607098) (synchronous)
 - Full Adder(1607032)
 - Adder subtractor(1607032)
 - controller(1607032_1607098)
 - ring counter(1607098)
 - instruction decode(1607032)
 - C39(1607098)
 - C40(1607098)
 - C41(1607098)
 - C43(1607098)
 - B-Register(1607032)
 - Output-Register(1607032)
 - Instruction-Registe(1607098)
 - Wiring
 - Gates
 - Flexers
 - Arithmetic
 - Memory
 - Input/Output
 - Base

Circuit: main	
Circuit Name	main
Shared Label	
Shared Label Facing	East
Shared Label Font	SansSerif Plain 12



1607032

SAP-1 computer logic using those components
finally we ran a program in logic
and checked the output using LEDs
and display module.

Discussion:

In this main project we learnt about
a mini SAP-1 computer. We combined
all the knowledge we previously
gathered from the lab. We combined
all the circuit designed individually
and connected them to the main
circuit. We faced different problem
while combining all the circuit. Minor
bugs were fixed and the SAP-1
runs perfectly.