
Latency Insensitive Design in a Latency Sensitive World

Elliott Fleming
With copious assistance from
Arvind, Jamey Hicks, and
Chun-Chien Lin

Latency Sensitivity

- May require less logic
 - But savings is minimal
- Many modules/Implementers
 - Designers make undocumented timing assumptions
 - Do the assumptions of one effect the other?
 - When are these assumptions exposed?
- Modular refinement
 - Major implementation gains possible
 - Does refinement affect design correctness?

Sensitive Vs. Insensitive



What if Execute takes 5 cycles? 3 cycles?


Latency Insensitivity

- Taking a data centric approach
 - Timing is irrelevant, operations should occur only when data is available
 - Modules can be refined individually
 - Bluespec has no semantic notion of clock
- Lots of examples in hardware and software
 - Bus protocols
- Takes extra logic to control the data flow
 - But Bluespec automatically generate this

Some LI Practices

- Bounded Kahnian networks
 - All inputs available before operation begins
 - Suffcient space to buffer outputs
- Transmit Data and Control together
- Ready / Enable protocol


H.264 Memory: Basic configuration



H.264 Memory and LI

- H.264 uses a variety of memories of different sizes and access frequencies
 - SRAM? DRAM? Private? Multiplexed?
- Different performance/price requirements for different modules
 - Shared DRAM may be cheaper
 - Dedicated SRAM may use less energy
- Modules should make no assumptions about memory response times
 - Otherwise, rapid design explorations may not be possible

H.264 – Another Memory Configuration




Latency Insensitivity and Bluespec

- Latency insensitivity easy inside of Bluespec
 - SRAM pinouts tend not to include RDY/EN
- Can handle latency sensitive components,
 - But prefer the latency insensitive modality
- What are some good mechanisms for handling Bluespec interfaces to the outside world?
- Key idea: When to perform latency sensitive operation
 - Like a bounded Kahnian network

Latency Insensitive BRAM

- Memories are usually external to Bluespec
 - Generated RAMs
 - External RAMs
- **BRAM**
 - Synchronous, Dual-ported SRAM
 - Primitive FPGA component
- Wrapping a Pipelined BRAM
 - Keep an internal counter of inflight requests
 - Allow requests if room in the response buffer
 - To maintain throughput, buffer must be as large as latency



LI BRAM - Bluespec Side

- Synthesis tools are picky about BRAM
- Importing Verilog
 - Legacy modules
 - Library primitives
- Three methods
 - Read Request
 - Write Request
 - Read Response
- Use schedule to specify scheduling constraints

```
BRAM = module
Parametric
                 NonZero#(Integer low, Integer
               AM#(idx_type, data_type)) provisos
            vpe, idx),Bits#(data_type, data),
            \#(idx_type));
           cock clk(CLK);
    pan meter addr width = valueof(idx);
    parameter data_width = valueof(data);
    parameter lo = low;
    parameter hi = high;
    method DOUT read_resp() ready(DOUT_RDY
       enable(DOUT EN);
    method read_req(RD_ADDR) ready(RD_RDY)
       enable(RD EN);
    method write(WR ADDR, WR VAL) enable(WR EN);
    schedule read_req_CF (read_resp, write);
    schedule read resp CF write;
    path(DOUT EN,RD RDY);
    endmodule
```


LI BRAM – Verilog Side

```
module BRAM(CLK, RST N,RD ADDR,
   RD_RDY, `RD_EN, DOUT, DOUT_RDY,
   DOUT EN, WR ADDR, WR VAL, WR EN):
   parameter addr width = 1,data width = 1;
   parameter lo = 0, hi = 1
                    CLK, RST_N;
   input
   // Read Port
   input [addr_width - 1:0] RD_ADDR;
                    RD EN:
   input
                    RD RDY:
   output
   // Read Resp Port
   output [data width - 1:0] DOUT;
                    DOUT RDY:
   output
                    DOUT EN:
   input
   // Write Port
   input [addr width - 1:0] WR ADDR;
   input [data_width - 1 : 0] WR_VAL;
                    WR EN:
   input
   reg [data_width - 1 : 0] arr[lo:hi];
                   RD REQ MADE:
   reg
   reg [data_width - 1 : 0] RAM OUT:
   reg [1:0] CTR;
   FIFOL2#(.width(data width)) q(
      .RST N(RST N), .CLK(CLK),
      .D_IN(RAM_OUT),.ENQ(RD_REQ_MADE)
      .DEQ(DOUT_EN), .CLR(1'b0),
      .D_OÙT(DOŪT),.FULL_N(),
      .EMPTY`N(DOUT RDY));
```

```
assign RD RDY = (CTR > 0) || DOUT EN;
  always@(posedge CLK)
    begin
       if (!RST N)
      begin
         CTR <= 2:
      end
     else
      begin
       RD REQ MADE <= RD EN:
       if (WR EN)
        arr[WR ADDR] <= WR VAL;
       CTR \leftarrow (RD EN)?
            (DOUT EN)? CTR: CTR-1:
            (DOUT_EN) ? CTR + 1 : CTR;
       RAM OUT <= arr[RD ADDR]:
      end
    end // always@ (posedge CLK)
 endmodule
```


Latency Insensitive Bus

- PLB Master
 - Fast Memory Bus
 - Embedded
- Latency Insensitivity
 - Support different backends
- Challenges
 - Burst transfer
 - Bus errors
 - Fixed latency response times
- More complex example
 - But same principles apply



Latency Insensitive Bus

- Burst transfer
 - Provide space to buffer the entire data of the transaction
- Bus errors
 - Can't allow bus input to immediately escape to module
- Fixed latency response times
 - Strict input compute output method/rule ordering
 - Requires RWires
- Same principles apply
 - Transaction start requires all inputs
 - Sufficient buffering for output
 - Transaction complete asserts all outputs valid



Questions? kfleming@mit.edu