

Reversible cryptographic hardware with optimized quantum cost and delay.

Anindita Banerjee

Department of Physics and Material Science Engineering, Jaypee Institute of Information Technology
A-10, Sector-62, Noida, Uttar Pradesh, PIN -201307, INDIA
Email: anindita.phd@gmail.com

Abstract—In order to defend the power analysis attack reversible logic is a good candidate as it ideally does not dissipate any heat and today reversible logic is an emerging research area. In literature different designs for reversible hardware cryptography have been proposed but they have been implemented using complex gate libraries and further theorems have been proposed defining lower limit of implementation cost which is quantum cost. We have proposed novel designs for reversible ALU of a cryptoprocessor which have been implemented in standard gate library and the quantum cost reported here are better than the lower bounds reported in literature. Further we have calculated delay of the proposed designs. We have verified that our proposed designs are minimal with respect to gate count which is circuit cost by simulating it in RevKit. This is for the first time that the optimization algorithms to optimize quantum cost and delay have been applied to improvise on the cost metric in reversible ALU design.

Index Terms—hardware cryptography, quantum cost, delay, garbage bits, reversible ALU.

I. INTRODUCTION

Today security in digital computing and communications is of prime importance and therefore cryptographic protocols play a major role. These cryptographic protocols have to be robust against numerous attacks such as software attacks [1], microprobing/physical attacks [2] and side-channel attacks [3]. Here, we are interested in protection of cryptoprocessor against power attacks which use the power dissipation characteristics from the cryptoprocessor. There are two types of power attack which are Simple power analysis (SPA) and Differential power analysis (DPA), of these two attacks the DPA is the most powerful attack and it is used to attack the smart card, it utilizes power traces gathered from several runs and relies on the power consumption variation due to data dependency to break the key. Recently Thapliyal [4] and Nayeem *et al.* [5] have proposed reversible logic to thwart attacks against cryptographically secure hardware based on DPA. According to Landauer's principle irreversible logic computation results in energy dissipation due to power loss. In 1973 Bennet [6] had shown that energy dissipation problem of VLSI circuits can be circumvented by using reversible logic. This is so because reversible computation does not require to erase any bit of information and consequently it does not dissipate any energy for computation. Thus if reversible hardware is utilized for cryptography then power analysis attack can be prevented.

The most common modular arithmetic operation to be widely used in public key cryptography like RSA, Diffie-Hellman key exchange, Digital Signature Standard and more recent Elliptic Curve Cryptography (ECC) is the Montgomery's modular algorithm [7]. Thapliyal [4] and Nayeem *et al.* [5] have proposed a reversible architecture of ALU and Montgomery's multiplier. However the design proposed by Nayeem is better mainly because as reported in [5] it requires less area as it reuses its Carry Save Adder (CSA) design, it does not use carry propagation logic and thus fast summation is possible, its architecture is simple and efficient as it requires only two CSA and does not require subtraction operation. In this paper we improvise on the lower bound of quantum cost set in [5]. We have also reported delay of our circuit designs. In next section we briefly discuss the background, in Section III we will present our work and finally we conclude in Section IV.

II. BACKGROUND

Reversible gate: The gates used in conventional circuit or digital designing is irreversible (except Not gate) that means the input cannot be traced from output. For example the AND gate, OR gate, NAND gate etc. are irreversible gates. A gate is reversible if it has equal number of inputs and outputs and the boolean function that maps the input in output is bijective.

Garbage bit: A garbage bit is the additional output to make a function reversible and it is not used for further computations. Therefore large number of garbage bits are undesirable in a reversible circuit. In a reversible function let q be the maximum number of times an output pattern is repeated then minimum number of garbage bits required for minimality is $\lceil \log_2(q) \rceil$ [8].

Reversible circuit: A classical reversible circuit is represented by network of wires that carry bit values to gates that perform elementary operations on the bits. The input bits are written on the left side of the circuit and the output bits are written on the right side of the circuit. The target appear as \oplus and control appear as \bullet on the bit line.

Gate library: Gate count is the total number of gates in a circuit, but it is not unique. If one is allowed to introduce a new gate or if a complex gate library is used then the gate count can be considerably reduced.

There are several universal reversible gate libraries [9], [10] and among these libraries NCT gate library is the smallest complete set. Consequently NCT is a good choice of gate library. Further, these gates can be experimentally realized using low power CMOS [11] and simple optics [12].

Quantum cost: The quantum cost [13] of a reversible gate is the number of primitive quantum gates needed to implement the gate. All (1×1) and (2×2) are considered as quantum primitive gates and the cost of all quantum primitive gates or quantum gates are considered as one. Since Toffoli gate is not a quantum primitive gate, an NCT circuit can not be used directly to determine the quantum cost. But Toffoli gate can be constructed using square root of not gate (V) and C gate and the quantum cost of Toffoli gate is five. Quantum cost is used to measure the implementation cost of a quantum circuit and it is used not only with respect to quantum circuits but also reversible circuit technology [9], [14], [15], moreover, today quantum technology is best candidate for implementing reversible logic.

Delay: Delay [16] is considered as an important measure to evaluate a logic design but not much work have been reported except [16], [17] in reversible logic design. Kaye [18] has defined that a reversible circuit design can be visualized as a sequence of discrete time slices and depth is summation of total time slices. Mohammadi [16] has reported that delay is directly proportional to depth. Interestingly in [14] an algorithm is prescribed to optimize the depth of a circuit (level compaction) but unfortunately none of the reported work have implemented his algorithm.

III. PROPOSED WORK

The arithmetic logic unit (ALU) of a cryptoprocessor leak information through power consumption and therefore is the major source of power consumption in the hardware cryptography. An ALU comprises of carry propagate adders; carry save adders, multipliers, squares, registers, multiplexes and accumulators. In public key cryptography like RSA, ECC, DSA etc require arithmetic modular multiplication of large integers and for this the widely used technique is the Montgomery's modular multiplication [7]. Recently Nayeem *et al.* [5] have proposed reversible CSA architecture implementation of Montgomery multiplier and reported lower bound of the quantum cost and garbage bits. We have proposed new designs and the reported quantum cost is lower than the ones reported in literature. In this paper we present reversible designs of each component of ALU. We start with a reversible CSA and a very common operation in the cryptosystem like RSA is the 1024 bit addition which requires carry propagate adder and carry save adder. The design process of our circuits is given in the following steps:

- 1) Obtain the augmented truth table.
- 2) Obtain a reversible circuit using transformation based algorithm and apply local optimization tools [14] to optimize the gate count. The gate count of gated D latch is minimal as it was re synthesized by exact synthesis




Fig. 1. Reversible four-to-two CSA adder

TABLE I
COMPARISON OF DIFFERENT REVERSIBLE FOUR-TO-TWO CSA ADDER WHERE N STANDS FOR NOT GATE, C STANDS FOR CNOT GATE AND T STANDS FOR TOFFOLI GATE.

	Nayeem <i>et al.</i> [5]	Thapliyal [4]	Proposed
Quantum cost	12	28	12
Garbage bits	4	4	4
Gates	MTSG	TSG	N, C and T

algorithm [19] using RevKit [20] and it resulted in same design.

- 3) Obtain an elementary circuit by converting the Toffoli gate into elementary gate.
- 4) Apply the quantum cost optimization algorithm [15] to obtain the optimized quantum cost.
- 5) Apply the level compaction algorithm [14] to obtain the optimized delay.

In Fig. 1 we have presented a reversible four-to-two carry save adder. To briefly discuss the existing reversible CSA architecture [4] requires TSG gate which has quantum cost of 14. The TSG gate can perform adder operation. In [5] a full adder operation is realized by a MTSG gate which is not a unique gate and we have proved in [21] that several such gates can be proposed. Therefore TSG and MTSG gates belong to complex gate library for which no experimental realization is present in literature. In Table I we have compared the quantum cost and garbage bits of reversible four-to-two CSA adder and the proposed design has a delay of 9. Apart from CSA adders this multiplier requires sequential elements like register and shift registers. In Fig. 2 we have presented gated D Latch using Toffoli gate and a Cnot gate with circuit cost of 3, quantum cost of 5 and delay of 5.

The n-bit reversible register is designed from n gated D latch as shown in Fig. 3. In [5] according to Lemma 2 the quantum cost of an n-bit reversible register is at least 6n but present designs show that the quantum cost can be reduced to 5n. Therefore though the Theorem 1 in [5] stands the same



Fig. 2. Reversible D latch




Fig. 3. Reversible n bit register

TABLE II
COMPARISON OF DIFFERENT REVERSIBLE N BIT REGISTER.

	Nayeem <i>et al.</i> [5].	Thapliyal [4]	Proposed
Quantum cost	$6n$	$6n$	$5n$
Garbage bits	$2n$	$n+1$	$n+1$
Gates	F and C	F and C	N, C and T




Fig. 4. Reversible SISO register.

provided we consider Fredkin gate as 1 therefore Fredkin gate library but if we consider other gate library then it is not applicable but the Lemma 2 should stand the same for all gate libraries as it provides a comparison with the quantum cost. It is observed that present design has lower quantum cost than the lower bound in Lemma 2 [5]. In Table II we have compared the proposed design with [5]. The delay for the reversible n-bit register is $5n$.

Modified Theorem 1: In NCT gate library an n-bit reversible register can be realized by at least $3n$ gates and $n+1$ garbage outputs.

Modified Lemma 2: The quantum cost of an optimized n-bit reversible register is at least $5n$.

In serial in serial out register (SISO), data is shifted one bit right with every clock pulse. In Fig. 4 we have presented n bit reversible SISO shift register comprising of D flip flop (master slave), it comprises of $6n + 1$ gates in NCT gate library and $2n + 2$ garbage bits. Theorem 3 in [5] as we have already mentioned that each Fredkin gate is gated D latch and considered as 1 gate, but their design can be improvised by considering a single bit line for clock and then another bit line for inverted clock pulse. The quantum cost of n bit SISO shift register is $10n + 1$ while the quantum cost reported in [5] is $12n$ and optimized delay of present design is $10n$. In Table III we have compared the proposed design with [5].

Modified Theorem 3: In NCT gate library an n-bit reversible SISO shift register using master-slave D flip-flops can be realized by at least $8n-1$ gates and $2n+1$ garbage outputs.

Modified Lemma 4: The quantum cost of an optimized n-bit reversible SISO shift register is at least $10n$.

A parallel in parallel out register (PIPO) is one where the data input for example (I_1, I_2, \dots, I_n) are entered into the

TABLE III
COMPARISON OF DIFFERENT REVERSIBLE N BIT SISO REGISTER.

	Nayeem <i>et al.</i> [5]	Thapliyal [4]	Proposed
Quantum cost	$12n$	$13n+1$	$10n$
Garbage bits	$2n+1$	$4n+1$	$2n+1$
Gates	F and C	F and C	N, C and T




Fig. 5. Reversible PIPO register (a) basic cell (b) NCT circuit

TABLE IV
COMPARISON OF DIFFERENT REVERSIBLE N BIT PIPO REGISTER.

	Nayeem <i>et al.</i> [5]	Proposed
Quantum cost	$18n$	$15n$
Garbage bits	$3n+3$	$3n+3$
Gates	F and HNFG	N, C and T

register at once with the next clock pulse, it shifts parallel and it appears at the parallel output (O_1, O_2, \dots, O_n) at the end. In Fig. 5 we have presented the PIPO shift register it consist of D flip flop that executes the output depending on the value of Hold and Enable bit lines. When the Hold bit line is low and the Enable bit line is high then the input value I_1 is loaded into the register and if Enable is low then input is shifted right. When the Hold bit line is High then the register retains its present value. The present design improves over the Lemma 7 in [5] because the quantum cost of the present design of n bit reversible PIPO shift register is at least $15n$ and the delay is $14n$. In Table IV we have compared the proposed design with [5].

Modified Theorem 6: In NCT gate library an n-bit reversible PIPO shift register using clocked D flip-flops can be implemented by $9n$ reversible gates and $3n+3$ garbage outputs.

Modified Lemma 7: The quantum cost of an optimized n-bit reversible PIPO shift register is at least $15n$.

In Fig. 6 a reversible multiplexer is presented which has $2n$ gates, $4n$ quantum cost and $3n+1$ delay. Here S is the Select bit line that selects between the two inputs A_{1-n} and B_{1-n} , to be precise when $S = 0$ then $Z_{1-n} = A_{1-n}$ and when $S = 1$ then $Z_{1-n} = B_{1-n}$. In Table V we have compared the proposed design with [5].




Fig. 6. Reversible multiplexer

TABLE V
COMPARISON OF DIFFERENT REVERSIBLE N BIT MULTIPLEXER.

	Nayeem <i>et al.</i> [5]	Proposed
Quantum cost	$5n$	$4n$
Garbage bits	n	n
Gates	F and HNFG	N, C and T

