PVT-Invariant Parametric Fault Diagnosis in 6T SRAM Cells Using Physics-Normalized Machine Learning

Shweta Gautam*, Archit Gupta†, Ayush Raj†, Debasish Dhungana†, and Vansh Singh†
*Associate Professor, Department of Electronics and Communication Engineering, Netaji Subhas University of Technology, New Delhi, I
†Department of Electronics and Communication Engineering, Netaji Subhas University of Technology, New Delhi, India
Email: shweta.gautam@nsut.ac.in, {archit.gupta.ug23, ayush.raj.ug23, debasish.dhungana.ug23, vansh.singh.ug23}@nsut.ac.in

***Abstract*—Embedded static random-access memory (SRAM) occupies upwards of 70% of silicon real estate in modern system-on-chip (SoC) architectures, rendering memory yield and defect diagnosis critical to commercial semiconductor reliability. At nanoscale nodes, subtle physical defects—such as access-contact resistive opens, internal dielectric bridging, and aging-induced threshold voltage (V_{th}) drift—manifest as parametric degradations rather than catastrophic stuck-at faults. Consequently, classical digital March tests frequently fail to detect them. While machine learning (ML) classifiers demonstrate high diagnostic accuracy under nominal room-temperature laboratory conditions, they suffer severe out-of-distribution diagnostic collapse when deployed across broad Process, Voltage, and Temperature (PVT) corners: operational environmental shifts (e.g., $> 115\times$ thermal subthreshold leakage scaling and $> 35\%$ gate overdrive variation) confound classifiers, dropping diagnostic accuracy on raw features down to 50.00% (and 40.00% for gradient boosted trees).**

To overcome this fundamental challenge without requiring computationally prohibitive per-corner model retraining, this paper proposes a *Physics-Informed Domain Adaptation* framework. By continuously normalizing cell metrics against a concurrent on-die reference cell ($X_{\text{inv}} = X_{\text{meas}}/X_{\text{ref}}$), common-mode environmental and process shifts are canceled mathematically. We validate this approach using a rigorous SPICE simulation matrix of 1,350 distinct physical instances across a 45-corner PVT grid (3 process corners: Typical-Typical [TT], Fast-Fast [FF], Slow-Slow [SS] $\times$ 3 supply voltages $V_{DD} \in [0.9, 1.1]$ V $\times$ 5 temperatures $T \in \{-40, 0, 27, 75, 125\}^\circ$C) in standard 180 nm CMOS, encompassing 9,450 dynamic SPICE simulations plus 315 dedicated reference characterizations. Static noise margins (SNM) are extracted using a true axis-aligned largest inscribed square algorithm on butterfly transfer characteristics. Under comprehensive Leave-One-Corner-Out (LOCO) cross-PVT evaluation across all 45 held-out corners (1,350 test instances), the proposed invariant formulation elevates Random Forest and Histogram Gradient Boosting classification accuracy from 75.11% ($\pm 11.23\%$) and 77.56% ($\pm 13.91\%$) (raw features) to 99.33% ($\pm 1.83\%$) and 99.41% ($\pm 2.05\%$), delivering a $+24.22\%$ and $+21.85\%$ generalization gain and lifting the worst-case corner accuracy floor from 50.00% and 40.00% to 90.00% and 86.67% (with 39 of 45 corners achieving 100.0% accuracy for RF, 40 of 45 for HistGB, and exactly 9 misclassifications across the 1,350-sample pooled LOCO test set: $1341/1350 = 99.33\%$). Tree SHAP explainability confirms that decision boundaries map directly to physical access impedance and dynamic switching delays.

***Index Terms*—6T SRAM, Parametric Faults, PVT Invariance, Machine Learning, Static Noise Margin, Domain Adaptation, Defect Diagnosis, SHAP Explainability.**

I. Introduction

The relentless scaling of complementary metal-oxide-semiconductor (CMOS) technologies into deep sub-micron nodes has propelled embedded static random-access memory (SRAM) to constitute more than 70% to 80% of modern System-on-Chip (SoC) dies [1]. Consequently, memory yield, defect resilience, and post-silicon diagnostic fidelity represent the primary determinants of total wafer cost and field longevity in mission-critical applications spanning aerospace, automotive electronics, and ultra-low-power biomedical devices.

In nanoscale dimensions, the dominant yield-detracting mechanisms have fundamentally shifted from hard, catastrophic defects (e.g., complete open circuits or direct power-to-ground shorts) to subtle parametric imperfections [2]. These include incomplete contact/via etch (resistive opens), thin-oxide inter-layer leakage slivers (weak bridging faults), and spatial asymmetry induced by Negative/Positive Bias Temperature Instability (NBTI/PBTI) and Hot-Carrier Injection (HCI) aging (V_{th} shifts). Because these non-catastrophic faults allow cells to retain and switch logical states at nominal supply voltages and room temperature, traditional algorithmic functional patterns—such as digital March C-, March B, or Mats+ tests—routinely classify them as healthy [2]. Nevertheless, these marginalized cells exhibit drastically compromised Static Noise Margins (SNM), latent write failures under dynamic supply fluctuations, and elevated standby leakage current (I_{DDQ}).

To detect and categorize these latent flaws before catastrophic deployment failure, analog built-in current testing (I_{DDQ}) and machine-learning-assisted diagnosis have recently gained substantial traction. Supervised classifiers—such as Random Forests (RF), Support Vector Machines (SVM), and Gradient Boosted Decision Trees—can map high-dimensional analog signatures (timing delays, quiescent currents, bitline sense swings) into multi-class defect categories with near-perfect accuracy under nominal testing conditions (27°C, 1.0 V).

The Cross-PVT Domain Shift Failure: Despite nominal success, classical ML approaches encounter an existential operational barrier when deployed across the real-world Process,




Fig. 1. Schematic of the symmetrical 180 nm 6T SRAM cell implemented in LTspice under Hold configuration ($WL = 0\,\text{V}$), showing cross-coupled inverters (M_1–M_4), access pass-gates (M_5, M_6), and internal storage nodes (Q, Q_b).

Voltage, and Temperature (PVT) operating envelope ($-40°$C to $+125°$C, $\pm 10\%$ V_{DD}, TT/FF/SS corners). Device physics dictates that subthreshold leakage current scales exponentially with temperature ($I_{\text{sub}} \propto T^2 \exp(-qV_{\text{th}}/kT)$), shifting nominal standby currents by over $115\times$ across the thermal envelope. Concurrently, reducing supply voltage by 10% degrades transistor gate overdrive ($V_{GS} - V_{\text{th}}$), expanding dynamic write switching delay (t_{write}) by more than 35%, while process variations shift drive currents by upwards of 30%. When an ML model trained exclusively at nominal laboratory conditions encounters these extreme operating corners, it misinterprets environmental physical drift as structural circuit defects. Consequently, healthy cells operating at $125°$C are erroneously flagged as internal bridging shorts, while cold healthy cells at $-40°$C and $0.9\,\text{V}$ are diagnosed as access pass-gate resistive opens. As our empirical baseline demonstrates, this out-of-distribution (OOD) domain shift drops raw classifier cross-corner accuracy to a 75.11% mean with an unacceptable 50.00% worst-corner floor (and 40.00% for HistGB, 36.67% for Decision Trees), while traditional fixed 3σ threshold rule detectors collapse to a 3.33% baseline.

To solve this without undertaking prohibitive, combinatorial training across all environmental corners, this paper introduces a **Physics-Informed Domain Adaptation** methodology. By referencing the measurements of the target cell against a concurrent, on-die reference cell simulated under the identical instantaneous PVT state ($X_{\text{inv}} = X_{\text{meas}}/X_{\text{ref}}$), we cancel common-mode environmental variance. We target this diagnostic methodology specifically at post-silicon characterization test vehicles, dedicated scribe-line test structures, and yield-learning macros equipped with analog monitor pass-gates, where high-precision parametric signatures can be directly characterized to accelerate semiconductor process debugging. The primary contributions of this paper are:

1) **A Fully Automated Multi-Operation SPICE Framework:** We develop an end-to-end Python-driven simulation and netlist mutation harness that systematically injects four continuous parametric fault classes into a validated 180 nm 6T SRAM cell and executes Hold, Write, Read, and butterfly DC sweeps across a 45-corner Process-Voltage-Temperature grid (3 process corners $\times$ 3 supply voltages $\times$ 5 temperatures, encompassing 9,450 total dynamic SPICE simulations plus 315 reference runs).
2) **Exact Pure-NumPy SNM Butterfly Extraction:** We formulate a numerically robust, axis-aligned inscribed square algorithm that calculates exact Hold and Read Static Noise Margins directly from overlapping Voltage Transfer Characteristics (VTCs), eliminating the overestimation errors inherent to the widely used $45°$ coordinate rotation shortcut.
3) **Formulation of Physics-Normalized Invariant Features:** We introduce dimensionless, reference-normalized ratios that compress environmental feature dispersion (Coefficient of Variation) by up to 100.0% on healthy cells across the 45-corner grid while preserving distinct defect separability.
4) **Comprehensive Cross-PVT LOCO Benchmarking:** Through rigorous Leave-One-Corner-Out (LOCO) evaluation across all 45 held-out operating corners (1,350 total samples), we demonstrate that physics-normalized features boost Random Forest cross-PVT accuracy to 99.33% and HistGradientBoosting to 99.41%, delivering a $+24.22\%$ and $+21.85\%$ generalization gain over raw features.
5) **Model Interpretability via Tree SHAP:** We provide global and class-disaggregated SHapley Additive exPlanations (SHAP) that confirm that the decision boundaries established by the classifier correspond strictly to the underlying semiconductor physics of the defect mechanisms.

II. Related Work & Problem Formulation

A. Traditional SRAM Fault Testing

Memory testing has historically relied on algorithmic March test sequences executed via digital Built-In Self-Test (BIST) engines [2], [4]. Standard algorithms (e.g., March C-, March SS) write and read deterministic bit sequences across word-lines to uncover address-decoder faults, stuck-at faults (SAF), and state-transition faults (TF) [5], [6]. While highly efficient for catastrophic digital breaks, March tests exhibit near-zero coverage for latent parametric defects because intermediate voltage degradation is restored by high inverter gain prior to bitline sampling.

Dynamic fault diagnosis through I_{DDQ} quiescent current monitoring was introduced to identify subthreshold leakage paths and resistive shorts [1]. However, with aggressive dimensional scaling, background subthreshold leakage from millions of defect-free parallel cells obscures the localized current signature of a single defective device, drastically diminishing the defect-to-noise ratio at elevated temperatures.

B. Static Noise Margin Extraction Methodologies

The foundational standard for SRAM stability analysis was formulated by Seevinck, List, and Lohstroh [3]. Static Noise Margin (SNM) is defined as the maximum DC noise

voltage that can be tolerated by the cross-coupled inverter latch without inducing an unintended state transition. Geometrically, SNM corresponds to the side length of the largest square that can be inscribed inside the smaller of the two lobes formed by the overlapping inverter Voltage Transfer Characteristics (VTCs):

$$\text{SNM} = \min(L_{\text{lobe1}}, L_{\text{lobe2}}) \tag{1}$$

To automate this computation, many prior works applied a coordinate transformation by rotating the axes by $45°$ ($u = (V_Q - V_{Qb})/\sqrt{2}$, $v = (V_Q + V_{Qb})/\sqrt{2}$) and finding the peak separation $\Delta u/\sqrt{2}$. However, on steep rail-to-rail CMOS transition slopes where $|\mathrm{d}V_o/\mathrm{d}V_i| \gg 1$, this rotated maximum coordinate separation shortcut becomes multi-valued and overestimates the actual geometric inscribed square. In this work, we implement a direct, numerical search that guarantees exact inscribed square boundaries for both symmetric and asymmetric faulty cells.

C. Machine Learning in VLSI Diagnosis and Domain Shift

Recent research has deployed machine learning classifiers to predict SRAM yield degradation and diagnose parametric faults [7], [10], [11]. Typical workflows train neural networks or support vector machines on features such as write delay, bitline discharge rate, and supply currents.

However, a fundamental flaw across existing literature is the *static nominal assumption*: models are trained and tested on samples partitioned randomly from an identical nominal environment ($27°\text{C}, 1.0\,\text{V}$) [9]. Under real-world deployment, variations in ambient temperature ($-40°\text{C}$ to $125°\text{C}$) and battery or regulator droop ($0.9\,\text{V}$ to $1.1\,\text{V}$) induce severe domain shift. Because the ML decision boundaries are trained on raw absolute magnitudes, the environmental drift mimics defect signatures, causing severe out-of-distribution diagnostic collapse. This paper specifically addresses and resolves this cross-PVT domain generalization problem.

III. 6T SRAM Circuit Architecture & Physical Operations

A. Transistor Sizing and Symmetrical Topology

The circuit under investigation is a symmetrical 6T SRAM cell implemented in a standard $180\,\text{nm}$ CMOS technology node ($V_{DD,\text{nom}} = 1.0\,\text{V}$). The cell schematic is illustrated in Fig. 1, comprising two cross-coupled CMOS inverters (M_1/M_3 and M_2/M_4) and two NMOS access pass-gates (M_5, M_6) gated by the Wordline (WL). Symmetrical orientation is enforced across internal storage nodes Q and Q_b and bitlines BL and $\overline{BL}$.

Device channel dimensions are sized against established memory stability criteria:

- **Pull-down Driver NMOS (M_3, M_4):** $W_D = 720\,\text{nm}, L_D = 180\,\text{nm} \implies (W/L)_D = 4.0$.
- **Access Pass-gate NMOS (M_5, M_6):** $W_{AX} = 540\,\text{nm}, L_{AX} = 180\,\text{nm} \implies (W/L)_{AX} = 3.0$.
- **Pull-up PMOS (M_1, M_2):** $W_L = 360\,\text{nm}, L_L = 180\,\text{nm} \implies (W/L)_L = 2.0$.




Fig. 2. Voltage Transfer Characteristics (VTC butterfly curve) of the healthy 180 nm 6T SRAM cell under Hold and Read modes, illustrating the exact inscribed squares extracted by our pure-NumPy algorithm.

Stability Design Criteria:

1) **Cell Ratio (β or CR):** To ensure read stability, the driver must overpower the access device:

$$\beta = \frac{(W/L)_{\text{driver}}}{(W/L)_{\text{access}}} = \frac{720\,\text{nm}}{540\,\text{nm}} = 1.333 > 1.2 \tag{2}$$

2) **Pull-up Ratio (γ or PR):** To ensure writeability, the pull-up ratio must satisfy:

$$\gamma = \frac{(W/L)_{\text{pullup}}}{(W/L)_{\text{access}}} = \frac{360\,\text{nm}}{540\,\text{nm}} = 0.667 < 1.0 \tag{3}$$

(Equivalently, Writability Ratio $\mu = 1/\gamma = 1.50 > 1.0$).

B. Operational Baselines at Nominal Corner ($27°C, 1.0\,V$)

Three distinct dynamic operations and two static DC characterizations are performed:

1) **Hold Mode ($WL = 0\,\text{V}, BL = \overline{BL} = V_{DD}$):** Latched state retains internal nodes: $V(Q) = 1.000\,\text{V}$, $V(Q_b) = 0.000\,\text{V}$. Standby quiescent leakage current is verified at $I_{\text{DDQ}} = 14.0\,\text{nA}$.
2) **Read 1 / Read 0 Mode:** Bitlines are precharged to V_{DD} ($C_{\text{BL}} = 20\,\text{fF}$). WL is stepped to V_{DD}. During Read 1, $Q = 1$ holds M_3 off, while $Q_b = 0$ causes M_4 and M_6 to sink bitline current, generating a differential bitline discharge $\Delta V_{\text{BL}} = 235.4\,\text{mV}$ within $t_{\text{sense}} = 64.5\,\text{ps}$. Read disturbance bump voltage on the storage node storing zero is contained at $V_{\text{bump}} = 127.9\,\text{mV} \ll V_{DD}/2$.
3) **Write 1 / Write 0 Mode:** Driven with differential bitlines ($BL = V_{DD}, \overline{BL} = 0\,\text{V}$). Wordline assertion turns on M_6, pulling Q_b down through $0.5V_{DD}$, regenerating the cross-coupled inverter latch. Write flip delay is measured as $t_{\text{write}} = 62.2\,\text{ps}$.

TABLE I
SNM EXTRACTION VALIDATION AGAINST GOLDEN BASELINES

Operating Mode	Lobe 1 [mV]	Lobe 2 [mV]	SNM [mV]	Error vs Golden
Hold Mode	470.06	470.06	**470.06**	$+0.06\,\text{mV}$
Read Mode	263.69	263.69	**263.69**	$-0.01\,\text{mV}$

C. Exact Inscribed Square SNM Butterfly Extraction

To measure Static Noise Margin, we compose dedicated DC testbenches (`stimulus_snm_hold.net` and `stimulus_snm_read.net`). The cross-coupled loop is opened in SPICE by defining a duplicated cell core (`_c2`). A DC voltage sweep V_5 is applied from $0\,\text{V}$ to V_{DD} in $1.0\,\text{mV}$ increments to trace $V(Q_b) = f(V_Q)$ and $V(Q) = g(V_{Q_b})$.

Our extraction engine in `src/snm_extraction.py` finds the maximum inscribed square by solving:

$$\max s \quad \text{s.t.} \quad \forall v \in [u, u+s],\ f(v) \geq g^{-1}(v) + s \quad \text{(or dual)} \tag{4}$$

As reported in Table I, the automated extraction script matches golden manual measurements to within $0.06\,\text{mV}$, satisfying our strict validation criteria ($\Delta < 1.0\,\text{mV}$).

IV. PARAMETRIC FAULT TAXONOMY & MULTI-CORNER SIMULATION MATRIX

A. Parametric Defect Taxonomy

We implement a five-class defect taxonomy directly mapped to nanoscale physical failure mechanisms via automated text-based netlist mutation (`src/fault_injection.py`):

1) **Class 0 (Healthy Baseline):** The unperturbed golden nominal cell deck.
2) **Class 1 (Resistive Open Defect):** Models partial via/contact voids or metal electromigration in the access pass-gate path. Injected by placing a series resistance R_{open} at the source/drain terminals of M_5 or M_6:
$$R_{\text{open}} \in \{0.2, 0.5, 1, 2, 5, 10\}\,\text{k}\Omega \tag{5}$$
3) **Class 2 (Bridging Defect):** Models inter-layer dielectric breakdown or metallic sliver shorts bridging the two internal complementary storage nodes. Injected as a parallel shunt resistor R_{bridge} between nodes Q and Q_b:
$$R_{\text{bridge}} \in \{0.5, 1, 2, 5, 10\}\,\text{k}\Omega \tag{6}$$
4) **Class 3 (V_{th} Storage Pair Drift):** Models NBTI/PBTI interface-state generation and channel hot-carrier aging in the cross-coupled inverters. Injected by overriding `.model` parameter V_{TO} symmetrically across M_1–M_4 across six positive degradation levels:
$$\Delta V_{\text{th,store}} \in \{+5\%, +10\%, +15\%, +20\%, +25\%, +30\%\} \tag{7}$$
5) **Class 4 (V_{th} Access Pair Drift):** Models pass-gate dielectric charge trapping on access devices M_5 and M_6. Injected by overriding V_{TO} on M_5/M_6 only across six positive shift levels:
$$\Delta V_{\text{th,access}} \in \{+5\%, +10\%, +15\%, +20\%, +25\%, +30\%\} \tag{8}$$

B. 45-Corner Process-Voltage-Temperature (PVT) Operating Envelope & Simulation Matrix

To evaluate environmental and manufacturing variations across the complete operational envelope in standard 180 nm CMOS, a comprehensive 45-corner Process-Voltage-Temperature (PVT) matrix is constructed:

- **Process Corners (3):** Typical-Typical (TT: nominal $V_{\text{TO},n} = 0.450\,\text{V}$, $KP_n = 250\,\mu\text{A/V}^2$, $V_{\text{TO},p} = -0.450\,\text{V}$, $KP_p = 100\,\mu\text{A/V}^2$), Fast-Fast (FF: $V_{\text{TO}} \times 0.90$, $KP \times 1.10$), and Slow-Slow (SS: $V_{\text{TO}} \times 1.10$, $KP \times 0.90$).
- **Supply Voltages (V_{DD}, 3):** $0.9\,\text{V}$ (-10%), $1.0\,\text{V}$ (nominal), $1.1\,\text{V}$ ($+10\%$).
- **Temperatures (T, 5):** $-40°\text{C}$ (industrial cold), $0°\text{C}$, $27°\text{C}$ (room nominal), $75°\text{C}$, $125°\text{C}$ (worst-case automotive thermal).

Combining 3 process corners $\times$ 15 Voltage-Temperature corners yields 45 distinct PVT corners. Every corner contains 30 distinct physical sample configurations (1 Healthy, 12 Resistive Open sweeps, 5 Bridging sweeps, 6 Storage V_{th} sweeps, and 6 Access V_{th} sweeps), yielding:

$$N_{\text{total}} = 30 \times 45 = 1{,}350 \text{ authentic dataset rows} \tag{9}$$

For each of the 1,350 instances, our automated multithreaded simulation runner (`src/simulation_runner.py`) executes 7 independent SPICE operational decks (Hold, Write 1, Write 0, Read 1, Read 0, SNM Hold DC, and SNM Read DC), totaling **9,450 dynamic SPICE simulation runs**. In addition, for each of the 45 corners, a dedicated healthy reference simulation is executed under identical environmental and process parameters (315 additional runs, bringing total SPICE simulations to 9,765) to provide the per-corner normalization baseline. Raw waveform outputs (`.raw`) are parsed on the fly and pruned, maintaining repository footprint below 50 MB.

A rigorous automated simulation audit (`logs/convergence_flags_*.csv`) tracked solver stability across all corners: 1,327 of 1,350 samples converged cleanly (98.3% overall convergence rate: 450/450 in FF [100%], 449/450 in SS [99.8%], and 428/450 in TT [95.1%]). Crucially, of the simulation warnings observed during DC butterfly extraction, the vast majority ($> 92\%$) correspond to `snm_nonmonotonic` warnings arising exclusively in severe Class 2 internal bridging defects ($R_{\text{bridge}} \leq 1\,\text{k}\Omega$) and extreme V_{th} shifts. In these severe fault states, the low-impedance shunt between nodes Q and Q_b collapses regenerative latch feedback, physically eliminating the bistable butterfly lobes. This represents an authentic semiconductor physical failure signature of latch destruction rather than numerical non-convergence of the SPICE engine. True transient integration time-step timeouts occurred in only 23 runs across the entire 1,350 dataset (1.70%). The resulting master dataset `data/sram_fault_dataset.csv` contains exactly 1,350 rows $\times$ 34 columns with **zero null, missing, or NaN values**.

V. Physics-Normalized Feature Engineering

A. Extracted Dynamic and Static Features

For every cell instance i simulated at corner $c = (\text{Process}, V_{DD}, T)$, we extract dynamic transient metrics and static margin metrics:

- **Timing Delays:** t_{write} (time from 50% WL rise until internal node reaches $0.5V_{DD}$) and t_{sense} (time to develop ΔV_{BL}).
- **Currents & Voltages:** I_{DDQ} (quiescent standby current), $I_{\text{write,peak}}$ (peak switching current), ΔV_{BL} (bitline strobe differential), and V_{bump} (internal read disturbance).
- **Stability Margins:** SNM_{hold}, SNM_{read}, asymmetry ΔSNM, and binary stability pass flags.

B. Formulation of Invariant Ratios

The core innovation of our methodology is the cancellation of environmental shifts through *concurrent reference-cell normalization*. An on-die golden cell located adjacent to the array experiences the identical instantaneous process parameters, supply voltage V_{DD}, and ambient temperature T. Importantly, this architecture enables *zero-retraining cross-PVT transfer*: the trained machine learning classifier requires zero parameter tuning, retraining, or corner-specific re-fitting when operating across unseen corners, because common-mode environmental tracking is performed dynamically in the analog feature domain by comparing against the local reference cell. We define the invariant feature vector $\mathbf{X}_{\text{inv}}$ as:

$$\text{iddq_norm} = \frac{I_{\text{DDQ,meas}}(c)}{I_{\text{DDQ,ref}}(c)} \tag{10}$$

$$\text{t_write_norm} = \frac{t_{\text{write,meas}}(c)}{t_{\text{write,ref}}(c)} \tag{11}$$

$$\text{dv_bl_norm} = \frac{\Delta V_{\text{BL,meas}}(c)}{\Delta V_{\text{BL,ref}}(c)} \tag{12}$$

$$\text{snm_hold_norm} = \frac{\text{SNM}_{\text{hold,meas}}(c)}{\text{SNM}_{\text{hold,ref}}(c)} \tag{13}$$

$$\text{snm_read_norm} = \frac{\text{SNM}_{\text{read,meas}}(c)}{\text{SNM}_{\text{read,ref}}(c)} \tag{14}$$

Additionally, we define dimensionless internal electrical invariants:

$$\text{delay_ratio} = \frac{t_{\text{sense}}}{t_{\text{write}}}, \quad \text{snm_ratio} = \frac{\text{SNM}_{\text{read}}}{\text{SNM}_{\text{hold}}} \tag{15}$$

$$\text{dv_vdd_ratio} = \frac{\Delta V_{\text{BL}}}{V_{DD}} \tag{16}$$

C. Interpretation of Reference Normalization and Dispersion Suppression

In deterministic SPICE simulations with identical transistor model cards, the normalized feature of an unperturbed healthy cell equals unity ($X_{\text{norm}} \equiv 1.0$) when its electrical response is referenced against an identical healthy cell simulated at the same operating condition. This equality is a direct algebraic consequence of quotient normalization ($X_{\text{meas}}/X_{\text{ref}}$) and confirms common-mode environmental cancellation.




Fig. 3. Dispersion comparison for healthy cells across the 45 PVT corners: Raw features (red) exhibit severe thermal, supply, and process spread, whereas physics-normalized invariant features (green) collapse environmental dispersion to near zero.

As summarized in Table II and Fig. 3, quotient division algebraically cancels common-mode multiplicative voltage droop (V_{DD}), process drive shifts, and exponential thermal scaling factors across the entire 45-corner envelope:

- **Standby Current (I_{DDQ}):** Driven by exponential subthreshold thermal scaling ($> 115\times$ spread), raw I_{DDQ} exhibits an extreme CV $= 197.59\%$ ($0.327 \pm 0.645\,\mu$A). On clean physical extractions across 43 corners, normalized I_{DDQ} achieves $\mu \pm \sigma = 1.000 \pm 0.000$ (CV $= \mathbf{0.00}\%$), eliminating common-mode environmental dispersion by **100.0%** (and 43.42% on the full 45-corner dataset including the two high-temperature transient integration timeouts clamped to 10.0).
- **Hold SNM:** Raw CV is 12.40% (0.437 ± 0.054 V); normalized Hold SNM achieves CV $= \mathbf{0.00}\%$, eliminating environmental dispersion by **100.0%**.
- **Bitline Discharge (ΔV_{BL}):** Raw CV is 38.50% (239.59 ± 92.25 mV); normalized ΔV_{BL} achieves CV $= \mathbf{0.00}\%$ (**100.0% reduction**).
- **Write Delay (t_{write}):** Raw CV is 18.30% (61.74 ± 11.30 ps); normalized write delay drops to CV $= \mathbf{3.49}\%$ (1.005 ± 0.035), achieving an **80.91% dispersion reduction**.
- **Read SNM:** Raw CV is 22.10% (0.233 ± 0.051 V); normalized Read SNM drops to CV $= \mathbf{15.25}\%$ (**31.02% reduction**).

The true diagnostic value of the proposed methodology is therefore evaluated through: (1) multi-class classification of *faulty* cells across held-out PVT corners (Section VI), and (2) sensitivity to local reference measurement perturbations and instrumentation noise (Section VI-D).

VI. Experimental Results & Cross-PVT Evaluation

A. Evaluation Protocols

We establish two distinct evaluation protocols:

TABLE II
DISPERSION ANALYSIS ON HEALTHY CELLS ACROSS ALL 45 PVT CORNERS

Metric	Raw $\mu \pm \sigma$	Raw CV	Norm $\mu \pm \sigma$	Norm CV	Reduction
I_{DDQ} (Clean Subset)*	$0.251 \pm 0.351\,\mu A$	139.95%	1.000 ± 0.000	**0.00%**	**100.0%**
I_{DDQ} (Full Dataset)	$0.327 \pm 0.645\,\mu A$	197.59%	1.200 ± 1.342	111.80%	**43.42%**
t_{write}	61.74 ± 11.30 ps	18.30%	1.005 ± 0.035	3.49%	**80.91%**
ΔV_{BL}	239.59 ± 92.25 mV	38.50%	1.000 ± 0.000	**0.00%**	**100.0%**
SNM_{hold}	0.437 ± 0.054 V	12.40%	1.000 ± 0.000	**0.00%**	**100.0%**
SNM_{read}	0.233 ± 0.051 V	22.10%	0.978 ± 0.149	15.25%	**31.02%**

*Clean subset excludes 2 runs with transient solver timeouts clamped to 10.0.

1) **Protocol 1 (Standard Nominal Split):** In-distribution nominal data only (TT nominal corner $27°C, 1.0\,V$, 30 samples). Standard 80/20 train/test split (24 training samples, 6 testing samples, fixed random state 42). Because Class 0 (Healthy baseline) comprises exactly one reference sample at the nominal corner, standard stratification across all 5 classes is mathematically constrained; the single healthy sample is allocated to the training split, and all 5 defect classes are evaluated. Protocol 1 serves strictly as an in-distribution sanity check, whereas true out-of-distribution generalization is assessed under Protocol 2.
2) **Protocol 2 (Leave-One-Corner-Out / LOCO):** True cross-domain evaluation. The model trains on 44 corners (1,320 samples) and is evaluated exclusively on the remaining 45th unseen corner (30 samples). This process is iterated for all 45 corners, evaluating all 1,350 distinct cell instances.

B. Evaluated Models

We benchmark four classical machine learning classifiers against one non-ML control baseline:

- **Non-ML Baseline (3σ Rule Detector):** Evaluates whether sample metrics fall outside 3σ bounds calibrated from healthy training data.
- **Random Forest (RF):** 100 estimators, max depth 10, random state 42.
- **HistGradientBoosting (HistGB):** Binned histogram decision trees, 100 max iterations.
- **Decision Tree (DT):** Max depth 8, random state 42.
- **Logistic Regression:** Standardized L2-regularized multi-class classifier.

C. Cross-PVT LOCO Diagnostic Results

Under Protocol 1 (in-distribution nominal split), all evaluated machine learning models achieve **100.0% accuracy** on both raw and invariant features, demonstrating that under static lab conditions, the defect classes are fully separable.

However, under Protocol 2 (LOCO cross-PVT across all 45 corners), the diagnostic collapse of raw features becomes immediately apparent. As summarized in Table III and Fig. 4:

1) **Diagnostic Collapse on Raw Features:** Random Forest accuracy on raw metrics degrades to $75.11\% \pm 11.23\%$, collapsing to an unacceptable **50.00%** floor on held-out cold and slow corners (with HistGradientBoosting dropping to 40.00% and Decision Trees dropping to 36.67%). At $0.9\,V$ and in SS corners, diminished gate overdrive and slower mobilities increase healthy cell write delay, causing the raw classifier to falsely classify healthy cells as Class 1 resistive opens. At $125°C$ and in FF corners, elevated subthreshold leakage prompts raw models to misdiagnose healthy cells as Class 2 bridging faults.




Fig. 4. Cross-PVT diagnostic accuracy comparison across models under LOCO evaluation across all 45 PVT corners (1,350 authentic SPICE samples). Invariant features systematically outperform raw features across all classifier families.




Fig. 5. Per-corner LOCO classification accuracy for Random Forest across the 45-corner PVT grid (TT, FF, SS process panels): Invariant features maintain robust accuracy $\geq 90.00\%$ across all supply voltages ($0.9\,V$ to $1.1\,V$) and temperatures ($-40°C$ to $125°C$), achieving 100.0% accuracy on 39 of 45 corners.

2) **Generalization Restoration via Invariant Features:** Random Forest and HistGradientBoosting trained on invariant features achieve **99.33%** ($1341/1350$ correct across the pooled test set) and **99.41%** ($1342/1350$ correct) mean accuracy, delivering a $+24.22\%$ and $+21.85\%$ generalization gain over raw features. Most importantly, the worst-corner accuracy floor is elevated from 50.00% to **90.00%** (RF) and from 40.00% to **86.67%** (HistGB), with **39 of 45 corners achieving perfect 100.0% accuracy** for RF and **40 of 45 corners** for HistGB.
3) **Linear vs Non-Linear Classifiers:** Decision Tree accuracy improves by $+24.89\%$ (from 73.56% to 98.44%). In contrast, linear Logistic Regression improves by only $+6.30\%$ (86.89%). The non-linear tree ensembles substantially outperform linear models because multi-class defect boundaries involve non-linear ratio interactions

TABLE III
MASTER CROSS-PVT DIAGNOSTIC PERFORMANCE UNDER LEAVE-ONE-CORNER-OUT (LOCO) ACROSS ALL 45 CORNERS

Model Architecture	Raw Features		Proposed Invariant Features		Generalization	Worst-Corner Floor
	LOCO Mean $\pm$ Std	[Min, Max]	LOCO Mean $\pm$ Std	[Min, Max]	Gain (Δ)	(Raw $\rightarrow$ Invariant)
Random Forest	$75.11\% \pm 11.23\%$	[50.0%, 96.7%]	**99.33% $\pm$ 1.83%**	[**90.0%**, 100.0%]	**+24.22%**	$50.00\% \rightarrow \mathbf{90.00\%}$
HistGradientBoosting	$77.56\% \pm 13.91\%$	[40.0%, 100.0%]	**99.41% $\pm$ 2.05%**	[**86.7%**, 100.0%]	**+21.85%**	$40.00\% \rightarrow \mathbf{86.67\%}$
Decision Tree	$73.56\% \pm 13.56\%$	[36.7%, 93.3%]	**98.44% $\pm$ 4.66%**	[**63.3%**, 100.0%]	**+24.89%**	$36.67\% \rightarrow \mathbf{63.33\%}$
Logistic Regression	$80.59\% \pm 8.79\%$	[60.0%, 96.7%]	**86.89% $\pm$ 7.54%**	[**60.0%**, 93.3%]	**+6.30%**	$60.00\% \rightarrow \mathbf{60.00\%}$
Non-ML 3σ Baseline	$3.33\% \pm 0.00\%$	[3.3%, 3.3%]	$3.33\% \pm 0.00\%$	[3.3%, 3.3%]	Control	Complete Rule Failure

TABLE IV
CONTROLLED FEATURE NORMALIZATION ABLATION UNDER 45-CORNER LOCO

Feature Configuration	LOCO Acc	Balanced Acc	Macro-F1	Worst Corner
Model A: Matched Raw (5 Base)	73.48%	62.56%	61.00%	36.67%
Model D: Functional Flags Only (4 Base)	57.70%	41.59%	36.60%	30.00%
Matched Difference (5 Base)	98.52%	98.63%	98.71%	80.00%
Matched Log-Ratio (5 Base)	99.04%	99.04%	99.09%	83.33%
Model B: Matched Ratio (5 Base)	99.11%	99.11%	99.15%	83.33%
Model B': Parametric-Only (8 Features)	**99.48%**	**99.15%**	**99.20%**	**90.00%**
Model C: Full Invariant (12 Features)	**99.33%**	**99.04%**	**99.07%**	**90.00%**

(e.g., decoupling Class 3 Storage from Class 4 Access V_{th} shifts).

4) **Failure of Non-ML Baseline:** The statistical 3σ rule detector collapses completely to 3.33%, proving that fixed threshold rules fail entirely when confronted with multi-variable parameter shifts.

D. Controlled Normalization Operator Ablation

A fundamental question in domain-invariant testing is the mathematical choice of the normalization operator: *Why is quotient normalization (X_{meas}/X_{ref}) superior to classical subtraction ($X_{meas} - X_{ref}$)?*

To isolate this effect rigorously, we conducted a controlled 1-to-1 ablation keeping the sample set (1,350 instances), classifier architecture (Random Forest, 100 estimators), and validation folds identical across all 45 corners on the core electrical features:

1) **Matched Raw Features (5 Base):** Achieves 73.48% accuracy, collapsing to 36.67% at extreme corners.
2) **Matched Difference ($\Delta X = X_{\text{meas}} - X_{\text{ref}}$):** Elevates accuracy to 98.52%, but still suffers corner degradation down to 80.00%.
3) **Matched Log-Ratio ($\ln(X_{\text{meas}}/X_{\text{ref}})$):** Achieves **99.04%** accuracy with an 83.33% corner floor.
4) **Matched Ratio ($X_{\text{meas}}/X_{\text{ref}}$):** Achieves **99.11%** accuracy with an 83.33% corner floor.

This disparity is directly grounded in semiconductor device physics. Dynamic switching delay scales as $t_{\text{write}} \propto \frac{C_{\text{load}} V_{DD}}{K'(V_{DD}-V_{\text{th}})^{\alpha}}$; supply droop ($0.9\,\text{V}$) and process mobility variations act multiplicatively on delay. Quotient division cancels these common-mode multiplicative factors. Concurrently, subthreshold conduction follows an exponential relation: $I_{\text{sub}} \propto \mu(T)T^2 \exp\left(\frac{V_{GS}-V_{\text{th}}}{mkT/q}\right)$. A linear difference $(I_{\text{meas}} - I_{\text{ref}}) = I_{\text{ref}}\left(\exp(-\Delta V_{\text{th}}/(mkT/q)) - 1\right)$ retains residual dependence on I_{ref}, which shifts by $> 115\times$ across the thermal span. Both ratio and log-ratio transformations remove this common-mode thermal scaling, dramatically outperforming subtraction. Further augmenting the 5 basic ratios with internal electrical invariants (delay_ratio, snm_ratio, dv_vdd_ratio) lifts LOCO accuracy to **99.48%** and elevates the worst-corner floor to **90.00%**. In sharp contrast, Model D (Functional Flags Only) achieves only 57.70% accuracy (collapsing to a 30.00% floor), proving that digital pass/fail flags alone are completely incapable of diagnosing latent parametric defects.

E. Parametric-Only Diagnosis Without Functional Status Flags

A critical concern in parametric fault diagnosis is whether the classifier relies on digital functional shortcuts (e.g., detecting severe bridging faults solely because a cell fails a binary bistability or retention flag). To establish that the proposed framework diagnoses latent parametric defects that pass functional tests, we evaluated a **purely parametric model** with all four functional status indicators (`hold_pass`, `write_pass`, `read_stable_pass`, and `is_bistable`) completely removed, retaining only the continuous analog ratios.

As shown in Table IV and the pooled confusion matrix in Fig. 6, the parametric-only model (Model B') achieves **99.48% accuracy**, **99.15% balanced accuracy**, and a **99.20% Macro-F1 score** across all 1,350 authentic SPICE samples under 45-corner LOCO, outperforming even the 12-feature model (99.33%). For the full 12-feature model, per-class recall across all 1,350 instances reaches:

- **Class 0 (Healthy Baseline):** 97.78% (44 of 45 correct; exactly 1 instance misattributed as a mild open at the extreme $-40°\text{C}, 0.9\,\text{V}$ corner).
- **Class 1 (Resistive Opens):** 99.63% (538 of 540 correct; 1 misattributed as healthy and 1 as storage V_{th} drift).
- **Class 2 (Bridging Faults): 100.0%** (225 of 225 correct, zero errors).
- **Class 3 (Storage V_{th} Drift):** 99.26% (268 of 270 correct; 2 misattributed as access V_{th} drift).
- **Class 4 (Access V_{th} Drift):** 98.52% (266 of 270 correct; 3 misattributed as opens, 1 as storage V_{th} drift).

Across the entire 1,350-sample pooled LOCO evaluation, exactly **9 misclassifications occur out of 1,350 samples** ($1341/1350 = 99.33\%$), directly verifiable from the confusion matrix in Fig. 6. This establishes that diagnostic discrimination




Fig. 6. Pooled cross-PVT LOCO confusion matrix across all 45 corners (1,350 authentic SPICE samples) for the Random Forest classifier. Exactly 9 total misclassifications occur ($1341/1350 = 99.33\%$ overall accuracy).

TABLE V
LEAVE-ONE-SEVERITY-OUT (LOSO) GENERALIZATION ACROSS ALL 45 CORNERS

Held-Out Severity	Evaluation Regime	Fault Acc	Overall Acc	Balanced Acc
Panel A: Interpolation Regimes				
Severity S_2	Interpolation	99.11%	99.26%	99.33%
Severity S_3	Interpolation	99.11%	99.26%	99.11%
Severity S_4	Interpolation	99.56%	99.63%	99.78%
Severity S_5	Interpolation	**100.0%**	**100.0%**	**100.0%**
Mean Interpolation	**Intermediate Tiers**	**99.44%**	**99.54%**	**99.56%**
Panel B: Extrapolation Regimes				
Severity S_1 (Weakest)	Extrapolation (Incipient)	88.89%	90.74%	93.56%
Severity S_6 (Strongest)	Extrapolation (Severe)	**100.0%**	**100.0%**	**100.0%**

stems directly from continuous physical impedance and timing ratios, rather than digital functional failures.

F. Defect Severity Interpolation and Extrapolation (LOSO)

To address whether the classifier genuinely learns continuous defect physics rather than memorizing discrete simulation points, we evaluated Leave-One-Severity-Out (LOSO) benchmarks across the six defect severity tiers (S_1 to S_6). Crucially, we separate the analysis into **Interpolation** (testing on intermediate severities where training data spans levels both above and below) and **Extrapolation** (testing on the weakest incipient faults S_1 and strongest catastrophic faults S_6):

As detailed in Table V:

1) **High-Fidelity Interpolation (S_2–S_5, Mean 99.54%):** When evaluating intermediate fault severities across all 45 corners, the invariant model achieves near-perfect classification (99.26% to 100.0%). This confirms that continuous physics-based invariant ratios map smoothly and monotonically to physical defect mechanisms, providing seamless diagnostic interpolation across continuous severity ranges.




Fig. 7. Diagnostic accuracy under Leave-One-Corner-Out (LOCO) evaluation as a function of reference measurement perturbation $\sigma \in [0\%, 15\%]$ across all 45 corners (1,350 authentic SPICE samples). Even under $\pm 15\%$ instrumentation error, the invariant model (90.67%) substantially outperforms unnormalized raw features (73.48%).

2) **Extrapolation to Strong Catastrophic Faults (S_6, 100.0%):** On the strongest fault tier ($R_{\text{open}} = 10\,\text{k}\Omega$, $R_{\text{bridge}} = 500\,\Omega$, $\Delta V_{\text{th}} = +30\%$), the model achieves **100.0% accuracy** (180/180 fault samples, 225/225 total samples) despite having seen only milder faults during training. Severe defects induce pronounced timing saturation and SNM collapse that make them unequivocally identifiable.
3) **Extrapolation to Incipient Weak Faults (S_1, 90.74%):** When trained only on moderate-to-severe defects (S_2–S_6) and tested on the weakest incipient defects (S_1: $R_{\text{open}} = 200\,\Omega$, $R_{\text{bridge}} = 10\,\text{k}\Omega$, $\Delta V_{\text{th}} = +5\%$), fault accuracy is 88.89% (200/225) and overall accuracy is 90.74% (245/270, with 93.56% balanced accuracy). This performance reflects genuine continuous physical tracking even at the extreme incipient boundary.

G. Tolerance to Reference Measurement Perturbations and Instrument Error

In physical silicon deployment, on-chip measurement circuitry, sensing amplifiers, and local tracking structures are subject to finite instrument precision, analog sensor noise, and thermal jitter. To evaluate model resilience against real-world measurement uncertainties, we conduct a systematic sensitivity analysis by injecting additive Gaussian noise $\Delta \sim \mathcal{N}(0, \sigma^2)$ into all reference measurements ($X_{\text{ref,noisy}} = X_{\text{ref}} \cdot (1 + \Delta)$), with noise standard deviation σ swept from 0% to 15%. We emphasize that this represents an empirical sensitivity study to scalar reference measurement error and instrumentation tolerances, distinct from transistor-level Pelgrom threshold mismatch (which is discussed in Section VIII).

As illustrated in Fig. 7:

- At typical analog sensing noise levels ($\sigma = 1\%$ to 2%), mean LOCO accuracy remains exceptionally high at 97.85% and 96.89%, with worst-corner floors of 86.67% and 83.33%.

- Under moderate measurement perturbation ($\sigma = 5.0\%$), the model retains 94.22% cross-corner accuracy (floor 80.00%).
- Under extreme $\pm 15.0\%$ reference measurement error, the model achieves 90.67% accuracy with a 56.67% floor.

Crucially, even under severe $\pm 15\%$ reference measurement noise, the normalized model (90.67%) retains a large $+17.19\%$ diagnostic margin over raw unnormalized features (73.48%). This confirms that common-mode environmental drift across operating corners (which causes $> 100\times$ shifts in raw metrics) far exceeds instrumentation noise, ensuring decisive diagnostic superiority under realistic measurement tolerances.

H. Joint Voltage-Temperature and Defect Severity Holdout (Experiment C)

To impose a stringent multi-axis stress test, we evaluated a joint holdout benchmark where *neither the PVT corner nor the defect severity level was represented during model training*:

- Across each of the 45 folds, the complete target PVT corner was withheld, and intermediate severities (S_3 and S_4) were simultaneously stripped from all training corners.
- The classifier was trained exclusively on the remaining 44 corners using boundary severities (S_0, S_1, S_2, S_5, S_6) and evaluated on the 45th unseen corner strictly on the unseen intermediate severities (S_3, S_4, 450 instances).

Evaluating under these stringent conditions across all 450 held-out samples confirms that the parametric model achieves **99.11% overall accuracy** ($446/450$) and **99.03% balanced accuracy**. These results demonstrate that continuous analog ratio normalization alone achieves robust 99.11% joint generalization across unseen operating conditions and unseen defect severities simultaneously.

VII. Model Interpretability via Tree SHAP

To verify that the invariant Random Forest model makes decisions grounded in physical semiconductor mechanisms rather than spurious statistical artifacts, we perform Shapley Additive exPlanations (SHAP) [8] using TreeExplainer (`scripts/run_shap_analysis.py`). We emphasize that while SHAP reveals the internal mathematical attribution of the decision trees, physical causality is corroborated by verifying that these attributions align with classical semiconductor equations (dynamic switching delay, subthreshold conduction, and static noise margin models). SHAP computes the marginal contribution of each invariant feature to the logarithmic odds of each defect class across all 1,350 authentic SPICE samples.

A. Global Feature Importance Ranking

As shown in Fig. 8 and Table VI:

1) **Normalized Write Delay (t_write_norm, Mean $|SHAP| = 0.0789$):** Serves as the premier global diagnostic feature, directly reflecting dynamic state-flip impedance across the cross-coupled inverter pair.




Fig. 8. Global feature importance ranking derived from mean absolute SHAP values across the physics-normalized invariant features (1,350 authentic SPICE samples across 45 PVT corners).




Fig. 9. Disaggregated SHAP feature importance by defect class across 1,350 authentic SPICE samples, demonstrating physical mapping between defect root causes and diagnostic indicators.

2) **Normalized Bitline Discharge (dv_bl_norm, Mean $|SHAP| = 0.0776$):** Second most influential metric, capturing access pass-gate transconductance and read-discharge current drive.
3) **Normalized Read SNM (snm_read_norm, Mean $|SHAP| = 0.0567$):** Captures cell stability degradation and read-disturb vulnerability during wordline assertion.
4) **Bitline to Supply Ratio (dv_bl_vdd_ratio, Mean $|SHAP| = 0.0269$):** Dimensionless electrical invariant capturing supply-scaled bitline discharge dynamics.
5) **Normalized Hold SNM (snm_hold_norm, Mean $|SHAP| = 0.0263$):** Decouples storage inverter degradation from access transistor shifts.
6) **Normalized Standby Current (iddq_norm, Mean $|SHAP| = 0.0249$):** Captures quiescent subthreshold leakage anomalies and ohmic bridging shunts.

B. Class-Disaggregated Physical Attribution

The per-class breakdown illustrated in Fig. 9 establishes remarkable physical alignment:

- **Class 1 (Resistive Opens):** Heavily driven by `dv_bl_norm` (0.1647), `snm_read_norm` (0.0924),

TABLE VI
TOP INVARIANT FEATURES RANKED BY MEAN ABSOLUTE SHAP VALUE (1,350 AUTHENTIC SAMPLES)

Feature Name	Global	Class 1	Class 2	Class 3	Class 4
t_write_norm	**0.0789**	0.0784	**0.0739**	**0.0992**	0.0624
dv_bl_norm	**0.0776**	**0.1647**	0.0701	0.0734	**0.0981**
snm_read_norm	0.0567	0.0924	0.0109	0.0199	**0.1016**
dv_bl_vdd_ratio	0.0269	0.0280	0.0185	0.0290	0.0322
snm_hold_norm	0.0263	0.0400	0.0510	0.0459	0.0363
iddq_norm	0.0249	0.0480	0.0134	**0.0790**	0.0392

and t_write_norm (0.0784). A series resistance at pass-gate M_5/M_6 directly throttles the discharge current sinking bitline charge, slowing ΔV_{BL} accumulation.

- **Class 2 (Bridging Faults):** Dominated by t_write_norm (0.0739) and dv_bl_norm (0.0701). Low-impedance bridging severely collapses bistability, forcing large dynamic write delays.
- **Class 3 (V_{th} Storage Pair Drift):** Driven by t_write_norm (0.0992), iddq_norm (0.0790), and snm_hold_norm (0.0459). Degrading cross-coupled inverter threshold voltages weakens internal latch regeneration and alters subthreshold leakage, while access pass-gate metrics remain unaffected.
- **Class 4 (V_{th} Access Pair Drift):** Driven by snm_read_norm (0.1016) and dv_bl_norm (0.0981), while snm_hold_norm is suppressed (0.0363). Because access transistors are completely shut off during Hold mode ($WL = 0$ V), pass-gate threshold drift cannot affect Hold SNM, allowing the model to decouple Class 3 from Class 4 cleanly.

VIII. STATED LIMITATIONS

To maintain rigorous scientific standards, we note the explicit boundaries of this investigation:

1) **Operational PVT Grid vs. Microscopic Transistor Mismatch:** In this work, operational environmental and process variation is systematically modeled across 45 Process-Voltage-Temperature operating corners in standard 180 nm CMOS technology (TT, FF, SS process corners × 15 V-T conditions), complemented by empirical reference measurement tolerance studies (Section VI-G). In physical silicon, microscopic intra-die random device mismatch (e.g., Pelgrom-scaled threshold-voltage variations $\sigma(V_{\text{th}}) = A_{V_{\text{th}}}/\sqrt{W \cdot L}$) introduces non-linear stochastic offsets between adjacent transistors; full physical layout-extracted Monte Carlo array characterization represents an important direction for silicon tape-out.
2) **Simulation vs Physical Silicon:** All evaluations are conducted using multi-threaded SPICE netlists. While SPICE models provide golden analog precision, physical silicon tape-out introduces unmodeled parasitics, power-grid IR drops, and thermal gradients across large memory arrays.
3) **Reference Cell Health and Area Overhead:** The proposed methodology assumes the availability of an on-die healthy reference cell. In practical deployment, reference cell health is established during initial wafer-sort test screening, or via a fault-tolerant triplet of tracking cells with median voting to guard against random local manufacturing defects. In a typical memory macro (e.g., a 1 Mb array of 1024×1024 cells), reserving a dedicated tracking cell pair requires $2/1{,}048{,}576 \approx 0.00019\%$ of the cell array area. Even in a modular 64 Kb sub-bank (256×256), allocating one tracking cell incurs only $1/65{,}536 \approx 0.0015\%$ overhead, well below 0.01%.
4) **Target Test Architecture:** The extraction of high-resolution analog parameters (1 mV DC butterfly sweeps and sub-100ps internal timings) is tailored to post-silicon characterization test vehicles, dedicated scribe-line test structures, and yield-learning macros equipped with analog monitor pass-gates, rather than dense high-volume production array March testing where internal node access is physically constrained.

IX. CONCLUSION

In this paper, we addressed the critical challenge of cross-environmental and process diagnostic collapse in machine-learning-based nanoscale SRAM testing. We showed that classical classifiers trained on raw parametric metrics suffer severe out-of-distribution failure when operating across realistic process, voltage, and temperature envelopes, dropping to 50.00% accuracy (and 40.00% for gradient boosted trees). To solve this, we proposed a physics-informed domain adaptation methodology that cancels common-mode environmental shifts using on-die concurrent reference normalization.

Through an automated SPICE harness executing 9,450 dynamic simulation runs plus 315 reference runs across a 45-corner Process-Voltage-Temperature grid (3 process corners × 3 supply voltages × 5 temperatures) in standard 180 nm CMOS, we validated that invariant feature normalization eliminates environmental dispersion by up to 100.0% on healthy cells. Under rigorous Leave-One-Corner-Out (LOCO) benchmarking across all 45 corners (1,350 authentic SPICE samples), the proposed invariant formulation elevated Random Forest and HistGradientBoosting classification accuracy from 75.11% and 77.56% to 99.33% and 99.41% ($+24.22\%$ and $+21.85\%$ gain), lifting the worst-corner diagnostic floor from 50.00% and 40.00% to 90.00% and 86.67% (with 39 of 45 corners achieving perfect 100.0% accuracy for RF, 40 of 45 for HistGB, and exactly 9 total misclassifications across the pooled dataset: $1341/1350 = 99.33\%$). Tree SHAP analysis validated that decision boundaries map directly to underlying device physics. This framework suggests feasibility for on-chip or BIST-assisted diagnostic flows in nanoscale SoCs, subject to hardware overhead evaluation.

REFERENCES

[1] S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 24, no. 12, pp. 1859–1880, Dec. 2005, doi: 10.1109/TCAD.2005.852295.

[2] S. Hamdioui, R. Wadsworth, J. Delos Reyes, and A. J. van de Goor, "Importance of dynamic faults for new SRAM technologies," in *Proc. 8th IEEE Eur. Test Workshop (ETW)*, 2003, pp. 29–34, doi: 10.1109/ETW.2003.1231665.

[3] E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 5, pp. 748–754, Oct. 1987, doi: 10.1109/JSSC.1987.1052809.

[4] A. J. van de Goor, "Using march tests to test SRAMs," *IEEE Des. Test Comput.*, vol. 10, no. 1, pp. 8–14, Mar. 1993, doi: 10.1109/54.199799.

[5] A. J. van de Goor and Z. Al-Ars, "Functional memory faults: A formal notation and a taxonomy," in *Proc. 18th IEEE VLSI Test Symp. (VTS)*, 2000, pp. 281–289, doi: 10.1109/VTEST.2000.843856.

[6] A. Pavlov and M. Sachdev, *CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test*. Dordrecht, Netherlands: Springer, 2008, doi: 10.1007/978-1-4020-8363-1.

[7] F. Pedregosa, G. Varoquaux, A. Gramfort, V. Michel, B. Thirion, O. Grisel, M. Blondel, P. Prettenhofer, R. Weiss, V. Dubourg, and J. Vanderplas, "Scikit-learn: Machine learning in Python," *J. Mach. Learn. Res.*, vol. 12, pp. 2825–2830, Nov. 2011.

[8] S. M. Lundberg and S.-I. Lee, "A unified approach to interpreting model predictions," in *Proc. Adv. Neural Inf. Process. Syst. (NeurIPS)*, vol. 30, 2017, pp. 4765–4774.

[9] S. Mukhopadhyay, Q. Chen, and K. Roy, "Memories in scaled technologies: A review of process induced failures, test methodologies, and fault tolerance," in *Proc. IEEE 10th Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, 2007, pp. 1–6, doi: 10.1109/DDECS.2007.4295256.

[10] Y. Makris, A. Nahar, H.-G. D. Stratigopoulos, and M. Hutner, "Special session on machine learning: How will machine learning transform test?" in *Proc. IEEE 36th VLSI Test Symp. (VTS)*, 2018, pp. 1–9, doi: 10.1109/VTS.2018.8368667.

[11] H. Amrouch, K. Chakrabarty, D. Pflüger, I. Polian, M. Sauer, and M. Sonza Reorda, "Machine learning for test, diagnosis, post-silicon validation and yield optimization," in *Proc. IEEE Eur. Test Symp. (ETS)*, 2022, pp. 1–10, doi: 10.1109/ETS54262.2022.9810416.