

Final Project Report

Reconfigurable Computing



EEL 5721

Group members:

Archit Jaiswal

Junfu Cheng

1. We successfully compiled the `dram_test` project to ensure the Vivado setup works correctly. The screenshot below shows that we successfully simulated and generated the `dram_test_v1_0`.



2. Successfully implemented Signal Buffer:

This implements a smart buffer, which loads a 16-bit element from the FIFO in every clock cycle and slides the input to an adjacent buffer in every clock cycle. The figure below shows the high-level structure of it. When all the elements are loaded, it will raise a "full" flag to notify the FIFO to stop sending data to it. It will also deassert the "empty" flag to notify the pipeline that it has a complete data window for further processing.




Figure 3: Smart buffer Structure

We performed rigorous testing to ensure its functionality by testing it on small input sizes and changing the read/write patterns. The waveform below shows that when alternate read and write signals are asserted, the buffer will not show a full flag or remove an empty flag until all the elements in the buffer are loaded. The waveform below shows the behavior of smart buffer for size = 5 for demonstration purposes. The following waveform shows that when a read occurs right after the buffer is full, the buffer will remove the full flag and assert an empty flag.




Figure 4: Alternate reads and writes for buffer size = 5 (writing only even numbers)

The screenshot below shows the behavior when the first write signal is asserted and remains asserted despite the full being buffer. In this case, the buffer successfully ignores the incoming data and keeps the output constant. Later, only the read is asserted, and the buffer will continue to show the same output and set the empty flag without decrementing the counter.




Figure 5: Discrete reads and writes

The following waveform demonstrates a case where the buffer handles simultaneous reads and writes. When the data is being read continuously while the new data is being written, the signal buffer will not raise the full flag and does not raise the empty flag. This gives the maximum throughput to the pipeline by allowing simultaneous reads and writes.




Figure 6: Simultaneous reads and writes

3. Successfully created Kernel Buffer

Next we implemented a kernel buffer, which instantiates the signal buffer and reverses its output before feeding it to the mult_add_pipeline. The waveform below shows the data_array of the kernel buffer where element “7” is present as the 5th element and “3” is present as the 1st element in a 5-element buffer.




Figure 7: kernel buffer giving reversed output as intended

4. Successfully integrated the buffer into the multiply-add pipeline

We integrated the buffers into the mult_add_tree and implemented the valid_in/valid_out control mechanism by computing pipeline latency based on the number of input elements.

The following waveform shows that when the data is ready for output, valid_out flag is asserted to notify the RAM1 that valid data is available at the read port.




Figure 8: Mult_add_pipeline out for 3 element signal and kernel buffer

5. Successfully combined all the logic and pipeline in the user app of convolve IP

All the above-mentioned entities were integrated to develop the user app of the convolve IP. The high-level glue logic is shown in the following figure. By implementing this logic, we got a score of 99.997 after running the bit file on FPGA.




Figure 9: Convolve IP user_app structure

Figure below shows the simulation output of the convolve IP we created using the components and logic described above.




Figure 10: Convolve IP simulation results

The following screenshot shows the results after running the generated bitstream of convolve IP.

```

junfu.cheng@ece-b312-recon2:~/EEL5721/FINAL/CONV/convolve/sw
Testing medium signal/kernel with random values...
Percent correct = 100
Speedup = 2.9157

Testing big signal/kernel with random values...
Error for output 4866: HW = 23368, SW = 65535
Percent correct = 99.9985
Speedup = 14.5224

TOTAL SCORE = 99.9997 out of 100
[junfu.cheng@ece-b312-recon2 sw]$ clipping^C
[junfu.cheng@ece-b312-recon2 sw]$ zed_schedule.py ./zed_app convolve.bit
Searching for available board....
Starting job "./zed_app convolve.bit" on board 192.168.1.107:
Programming FPGA...Testing small signal/kernel with all 0s...
Percent correct = 100
Speedup = 0.0146342

Testing small signal/kernel with all 1s...
Percent correct = 100
Speedup = 0.0120968

Testing small signal/kernel with random values (no clipping)...
Percent correct = 100
Speedup = 0.0213904

Testing medium signal/kernel with random values (no clipping)...
Percent correct = 100
Speedup = 2.78908

Testing big signal/kernel with random values (no clipping)...
Percent correct = 100
Speedup = 15.1484

Testing small signal/kernel with random values...
Percent correct = 100
Speedup = 0.0179641

Testing medium signal/kernel with random values...
Percent correct = 100
Speedup = 2.91014

Testing big signal/kernel with random values...
Error for output 4866: HW = 23368, SW = 65535
Percent correct = 99.9985
Speedup = 14.5365

TOTAL SCORE = 99.9997 out of 100
[junfu.cheng@ece-b312-recon2 sw]$ zed_schedule.py ./zed_app convolve.bit

```

Figure 11: Score after running the convolve.bit on ZedBoard


The only problem we have in convolution part is in the big signal/kernel test.

```


Testing big signal/kernel with random values...
Error for output 4866: HW = 23368, SW = 65535
Percent correct = 99.9985
Speedup = 14.5144

```

It looks like the clipping issue.



But our simulation result show that our IP does not have any clipping issue at all:



6. Successfully completed dram test IP for DMA interface

We have also successfully completed the DRAM IP and performed clock domain crossing of multiple bits by implementing a handshake synchronizer.





Figure 12: Architecture of `DRAM_rd`

Our `D_RAM_RD` works completely without any error. We write the handshake component to relay the `go` signal, start address signal and size signal to activate the address generator, then the address generator generates the address one by one, and the FIFO consequently accepts the data from `RAM0`.

We created a FIFO called `dram_fifo`, which has a native type interface First Word Fall Through (no reading latency) and is programmable fully. The most important thing for the FIFO is the guarantee that the remaining data saved FIFO in the last tasks does not mess up the data in the current tasks FIFO accepted. We need to assert a reset port for FIFO to clean the data. The reset signal should be asserted to '1' and maintained at '1' for over one cycle. If you set the reset for only one cycle, the FIFO will stall at the `RESETTING BUSY` status and will not accept data anymore. We re-design the address generator, and we design a counter used for monitoring output and for debug convenience.



The following simulation output proves that our design works perfectly fine.

