- Identical buffers at same level.
- At every level, each node drives the same load.

- Delay tables which are created for every buffer become the timing models of the respective buffers.
- Each and every gate has a special delay table
- The input I picoseconds while output is in fF
- The delay depends on the input transition and output load

The other labs I was able to complete related to timing