## Task 4

The analysis,

```
## Call Search Wew Document Help

## Search Wew Document

## Search Wew Search Help

## Search Help

## Search Help

## Search Wew Search Help

## Sea
```

This system is made up of 3 major components,

The data buffer management

**UART** protocol control

Transmission control protocol

Here,

The data buffer stores incoming data, provides stability during transmission and handles synchronization

The transmission controller manages bit by bit transmission, UART protocol timing and handles the start/stop bit generation.

The sensor data arrives with valid signal assertion which is captured at the IDLE state

START: generates the UART start bit

DATA: transmits 8 bits sequentially

STOP: ensure proper termination with the high bit

Ready accepts new data

Tx\_out gives continuous UART stream

The state transitions ensure reliable data transfer

The basic workflow is,

When senddata = 1, transmission starts

The start bit is sent to signal the beginning

Then the transmission of 8 bits occurs

The stop bit is sent at last

The tx done = 1 indicates completion


The IDLE mode is set as the machine waits for new data

The state machine signals,


- STATE\_IDLE: Doing nothing (waiting for data).
- STATE\_STARTTX: Sends start bit (0) and prepares to send data.
- STATE\_TXING: Sends 8 bits one by one (LSB first).
- STATE\_TXDONE: Sends stop bit (1), then signals txdone = 1.

If senddata is 1 it stores byte in buf\_tx and moves to the STATE\_STARTTX else it stays IDLE.

## The block diagram



The circuit diagram,



FOR STEP 3, we must create the files,

- Makefile
- Top.v
- Uart\_trx.v
- VSDSquadron.pcf

Then we may flash the code to the board as shown in the image.

```
Terminal - vsduser@vsdsquadron: ~/VSDSquadron_FM/uart_tx_sense$ make clean
rm -rf top.blif top.asc top.bin top.json top.timings
vsduser@vsdsquadron: ~/VSDSquadron_FM/uart_tx_sense$ make build
yosys -DCPU_FRCD=20 -q -p "synth_ice40 -abc9 -device u -dsp -top top -json top.json" top.v
nextpnr-lce40 --force --json top.json --pcf VSDSquadronFM.pcf --asc top.asc --freq 12 --up5k --package sg48 --opt-timing -q
icetime -p VSDSquadronFM.pcf -P sg48 -r top.timings -d up5k -t top.asc
// Reading input .pcf file..
// Reading input .pcf file..
// Reading input sos file..
// Creating timing netlist..
Warning: timing analysis not supported for cell type HFOSC
Warning: timing analysis not supported for cell type RGBA_DRV
// Timing estimate: 20.15 ns (49.62 MHz)
icepack -s top.asc top.bin
vsduser@vsdquadron-YSDSquadron_FM/uart_tx_sense$ sudo make flash
[sudo] password for vsduser:
iceprog top.bin
init..
cdone: high
reset...
cdone: low
flash ID: 0xEF 0x40 0x16 0x00
file size: 104090
erase 64kB sector at 0x000000..
erase 64kB sector at 0x0000000..
erase 64kB sector at 0x0000000..
```

• sudo apt install picocom

then we connect the board and enter the command

• make terminal

to verify the outcome (continuous Ds).

This is shown in the following video



The LED glows red in the FPGA board

Therefore task 4 is successfully completed.

-----presented by Archana Bhat-----