# CS 223 - Digital Design

# Laboratory Assignment 4

Traffic Light System

Arda İçöz


21901443

Section 02

27/11/2020

Part A:


Moore state machine transition diagram:



# State encodings:

| tate            | Encoding Sz.o |  |  |
|-----------------|---------------|--|--|
| So              | 000           |  |  |
| \$              | 001           |  |  |
| 245             | 010           |  |  |
| St <sub>3</sub> | 011           |  |  |
| <b>F</b> ,      | 100           |  |  |
| St              | 101           |  |  |
| Ste             | 110           |  |  |
| Sta             | 111           |  |  |


# State transition table:




# Output table:

|      |        |    | Output | toble   |     |                 |
|------|--------|----|--------|---------|-----|-----------------|
| Cure | ed Sto | te |        | Outputs |     |                 |
| St2  | Sty    | 36 | LAT    | LAO     | LBI | L <sub>BO</sub> |
| 0    | 0      | 0  | φ      |         | 1   | 0               |
| 0    | 0      | 7  | 0      | 1       | 1   | 0               |
| 0    | 1      | 0  | 1      | 0       | 1   | 0               |
| 0    | 1      | 1  | 4      | 0       | 0   | 1               |
| 1    | 0      | 0  |        |         |     | O               |
| 1    | 0      | 7  | 1      | 0       | 0   | 1               |
| 1    | 1      | 0  | 1      |         | 7   | 0               |
| 1    |        | 1  | 0      |         | 1   | 0               |
| 7    |        |    |        |         |     |                 |


# Next state equation:



## **Output equation:**



## Finite State Machine schematic:



#### Part B:

We are going to use 3 flip-flops to implement this problem because we are using 3 bits to show all states.

#### Part C:

Basys3 has a frequency of 100MHz, so it equals to 100,000,000Hz. We need to think 1/3 Hz as 1Hz in order to achieve our frequency.

$$\frac{10^8 Hz}{1/3 Hz} = 3 * 10^8 Hz$$

Hence, we need to count  $3 * 10^8$  amount of rising edge of the clock.

#### SystemVerilog code:

```
`timescale 1ns / 1ps
///////
// Author: Arda Icoz
// Create Date: 27.11.2020 14:41:51
// Module Name: clock cycle
// Project Name: Lab04
// Description: This is the SystemVerilog code for obtaining 3 second
// Additional Comments: This code is taken from Xilinx's official
documentation. The code was originally written in Verilog so all "reg"
      have been changed to "logic". And, the "constantNumber" variable
has been determined as 300 million to achieve the clock frequency of 1/3
// Sources: https://reference.digilentinc.com/learn/programmable-
logic/tutorials/counter-and-clock-divider/start
///////
module clock cycle(
   input clk,
   input rst,
   output logic clk div
   localparam constantNumber = 150000000;
   logic [31:0] count;
   always @(posedge(clk), posedge(rst))
   begin
       if (rst == 1'b1)
          count <= 32'b0;
       else if (count == constantNumber - 1)
          count <= 32'b0;
```

#### Part D:

#### Traffic light system:

```
`timescale 1ns / 1ps
module TrafficLightFSM(
    input logic clk,
    input logic reset,
    input logic SA,
    input logic SB,
    output logic [2:0] LA3,
    output logic [2:0] LB3
    );
    typedef enum logic [2:0] {State0, State1, State2, State3, State4,
State5, State6, State7} statetype;
    statetype currentState, nextState;
    typedef enum logic[1:0] {red, yellow, green} lights;
    lights light1, light2;
    //output logic
    logic [1:0] LA;
    logic [1:0] LB;
    //synchronous logic
    always ff @(posedge clk)
        if(reset) currentState <= State0;</pre>
                   currentState <= nextState;</pre>
        else
    //combinational logic
    always comb
        case (currentState)
            State0: begin
                light1 = green;
                light2 = red;
                if(SA) nextState = State0;
                else
                       nextState = State1;
            end
            State1: begin
                light1 = yellow;
```

```
light2 = red;
                nextState = State2;
            end
            State2: begin
                light1 = red;
                light2 = red;
                nextState = State3;
            end
            State3: begin
                light1 = red;
                light2 = yellow;
                nextState = State4;
            end
            State4: begin
                light1 = red;
                light2 = green;
                if(SB) nextState = State4;
                       nextState = State5;
            end
            State5: begin
                light1 = red;
                light2 = yellow;
                nextState = State6;
            end
            State6: begin
                light1 = red;
                light2 = red;
                nextState = State7;
            end
            State7: begin
                light1 = yellow;
                light2 = red;
                nextState = State0;
            end
            default: begin
                light1 = red;
                light2 = red;
                nextState = State0;
            end
        endcase
    //output assignments
    assign LA = light1;
    assign LB = light2;
   assign LA3[2] = LA[1];
    assign LA3[1] = LA[1] | LA[0];
    assign LA3[0] = 1;
   assign LB3[2] = LB[1];
   assign LB3[1] = LB[1] | LB[0];
    assign LB3[0] = 1;
endmodule
```

#### Traffic light system:

```
`timescale 1ns / 1ps
// Author: Arda Icoz
// Create Date: 27.11.2020 16:19:15
// Module Name: TrafficLightFSM TB
// Project Name: Lab04
// Description: This is the testbench for TrafficLightFSM
module TrafficLightFSM TB();
   logic clk;
   logic reset;
   logic SAinput;
   logic SBinput;
   logic [2:0] LA3output;
   logic [2:0] LB3output;
   //device under test
   TrafficLightFSM dut(clk, reset, SAinput, SBinput, LA3output,
LB3output);
   //TrafficLightFSM WithClock dut(clk, reset, SAinput, SBinput,
LA3output, LB3output);
   //clock
   always
      begin
          clk <= 1; #5;
          clk <= 0; #5;
       end
   //testing
   initial
       begin
          reset <= 1; #100;
          reset <= 0; #100;
              SAinput <= 1; SBinput <= 0; #100;//SA is TRUE, traffic in
Road A; SB is FALSE, no traffic in Road B
              SAinput <= 0; SBinput <= 0; #100; //SA is FALSE, no traffic
in Road A; SB is FALSE, no traffic in Road B
             SAinput <= 0; SBinput <= 1; #100; //SA is FALSE, no traffic
in Road A; SB is TRUE, traffic in Road B
             SAinput <= 1; SBinput <= 1; #100; //SA is TRUE, traffic in
Road A; SB is TRUE, traffic in Road B
       end
endmodule
```

#### Part E:

```
`timescale 1ns / 1ps
///////
// Author: Arda Icoz
// Create Date: 27.11.2020 22:30:12
// Module Name: TrafficLightFSM WithClock
// Project Name: Lab04
///////
module TrafficLightFSM WithClock(
   input logic clk,
   input logic reset,
   input logic SA,
   input logic SB,
   output logic [2:0] LA3,
   output logic [2:0] LB3
   );
   logic clock output;
   clock cycle clockDivider(clk, reset, clock output);
   TrafficLightFSM trafficLightFSM(clk, reset, SA, SB, LA3, LB3);
endmodule
```