

# DIGITAL DESIGN 4th LAB PRELIMINARY REPORT

Course Code: CS 223

Course Name: Digital Design

Section: 1

Name: Arda


Surname: İynem

**Student ID: 22002717** 

**Date:** 03.04.2022

# STATE TRANSITION DIAGRAM

#### (a) Moore Machine State Transition Diagram



NOTE: SA and SA inputs are represented with A and B labels in the Moore State Transition Diagram for the sake of simplicity.



# **STATE ENCODINGS**

#### (a) State and Output Encodings

Current State S	Encoding S <sub>3:0</sub>
S0	0000
S1	0001
S2	0010
S3	0011
S4	0100
S5	0101
S6	0110
S7	0111
S8	1000
S9	1001

Output	Encoding				
	L <sub>1:0</sub>				
Green	00				
Yellow	01				
Red	10				



# STATE TRANSITION TABLE

#### (a) State Transition Table

Current	Inputs		Next
State S	SA SB		State S'
S0	1	Х	S1
S0	0	0	S0
S0	0	1	S6
S1	Х	Χ	S2
S2	0	0	S0
S2	0	1	S4
S2	1	0	S2
S2	1	1	S3
S3	Х	Χ	S4
S4	Χ	Χ	S5
S5	Х	Х	S6
S6	Χ	Χ	S7
S7	0	0	S0
S7	0	1	S7
S7	1	0	S9
S7	1	1	S8
S8	Х	Χ	S9
S9	Х	Х	S0



# STATE TRANSITION TABLE

USING BINARY ENCODINGS

#### (a) State Transition Table with Binary Encodings

Current State S			Inp	uts		Next S	state S'		
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	SA	S <sub>B</sub>	S' <sub>3</sub>	S' <sub>2</sub>	S' <sub>1</sub>	S' <sub>0</sub>
0	0	0	0	1	X	0	0	0	1
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	1	1	0
0	0	0	1	Х	Х	0	0	1	0
0	0	1	0	0	0	0	0	0	0
0	0	1	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0	1	0
0	0	1	0	1	1	0	0	1	1
0	0	1	1	Χ	Χ	0	1	0	0
0	1	0	0	Х	Χ	0	1	0	1
0	1	0	1	Х	Χ	0	1	1	0
0	1	1	0	Х	Х	0	1	1	1
0	1	1	1	0	0	0	0	0	0
0	1	1	1	0	1	0	1	1	1
0	1	1	1	1	0	1	0	0	1
0	1	1	1	1	1	1	0	0	0
1	0	0	0	Х	Χ	1	0	0	1
1	0	0	1	Х	X	0	0	0	0



## **OUTPUT TABLE**

#### (a) Output Table

Current State S	Output			
	L <sub>A</sub>	L <sub>B</sub>		
S0	Red	Red		
S1	Yellow	Red		
S2	Green	Red		
S3	Green	Red		
S4	Yellow	Red		
S5	Red	Red		
S6	Red	Yellow		
S7	Red	Green		
S8	Red	Green		
S9	Red	Yellow		

#### (a) Output Table with Binary Encodings

Current State S					Out	puts	
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	L <sub>A1</sub>	L <sub>A0</sub>	L <sub>B1</sub>	L <sub>B0</sub>
0	0	0	0	1	0	1	0
0	0	0	1	0	1	1	0
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	1	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1

# **BOOLEAN EQUATIONS**

# NEXT STATE EQUATIONS OUTPUT EQUATIONS

#### (a) Next State Equations

S' <sub>3</sub>	$\overline{S_3}S_2S_1S_0A + S_3\overline{S_2}\overline{S_1}\overline{S_0}$
S' <sub>2</sub>	$\overline{S_3}\overline{S_2}\overline{S_0}\overline{A}B + \overline{S_3}\overline{S_2}S_1S_0 + \overline{S_3}S_2\overline{S_0} + \overline{S_3}S_2\overline{S_1} + \overline{S_3}S_2S_1S_0\overline{A}B$
S' <sub>1</sub>	$\overline{S_3}\overline{S_2}\overline{S_0}\overline{A}B + \overline{S_3}\overline{S_1}S_0 + \overline{S_3}S_1\overline{S_0}A + \overline{S_3}S_2S_1\overline{S_0} + \overline{S_3}S_2S_1S_0\overline{A}B$
S' <sub>0</sub>	$\overline{S_3}\overline{S_1}\overline{S_0}A + \overline{S_3}S_2\overline{S_0} + S_3S_2\overline{S_1}S_0AB + \overline{S_3}S_2S_1S_0A\overline{B} + \overline{S_3}S_2S_1S_0\overline{A}B + S_3\overline{S_2}\overline{S_1}\overline{S_0}$


#### (a) Output Equations

L <sub>A1</sub>	$\overline{S_3}S_2S_1 + \overline{S_3}S_2S_0 + S_3\overline{S_2}\overline{S_1} + \overline{S_2}\overline{S_1}\overline{S_0}$
L <sub>A0</sub>	$\overline{S_3}\overline{S_2}\overline{S_1}S_0 + \overline{S_3}S_2\overline{S_1}\overline{S_0}$
L <sub>B1</sub>	$\overline{S_3}\overline{S_2} + \overline{S_3}\overline{S_1}$
L <sub>B0</sub>	$\overline{S_3}S_2S_1\overline{S_0} + S_3\overline{S_2}\overline{S_1}S_0$



### **SCHEMATICS**

#### (b) Finite State Machine Schematic



NOTE: "CLK" and "Reset" are two inputs connected to the register, in addition to SA and SB inputs. CLK is the clock signal with 3 seconds period whereas Reset input sets all current state bits to the 0.


#### (c) How many flip-flops do you need to implement this problem?

Since the register consists of flip flops for each input bit and 4 bits are needed to represent corresponding bit numbers for 10 states (\$0,\$1,\$2,\$3,\$4,\$5,\$6,\$7,\$8,\$9), 4 Flip Flops are needed to implement this problem with a circuit.



# **SCHEMATICS**

(d) Redesign of Outputs using Decoders.





#### DESIGN CODE

#### (e) SystemVerilog Design with outputs LA1, LA0, LB1, LB0

```
module fsm_module(clk, reset, sa, sb, la1, la0,
                                                       // Code Continues
lb1, lb0);
                                                            S5: nextstate = S6;
  input logic clk, reset, sa, sb;
                                                            S6: nextstate = S7:
  output logic la1, la0, lb1, lb0;
                                                            S7: if(\simsa & \simsb) nextstate = S0;
                                                               else if (~sa & sb) nextstate = S7;
                                                               else if (sa & ~sb) nextstate = S9;
  typedef enum logic [3:0] \{S0 = 4'b0000, S1 = 4'b0000\}
4'b0001, S2 = 4'b0010, S3 = 4'b0011, S4 =
                                                               else nextstate = S8:
4'b0100,
                                                            S8: nextstate = S9;
                    S5 = 4'b0101, S6 = 4'b0110,
                                                            S9: nextstate = S0:
S7 = 4'b0111, S8 = 4'b1000, S9 = 4'b1001
                                                            default: nextstate = S0;
statetype:
                                                            endcase
  statetype state, nextstate;
  parameter green = 2'b00;
  parameter yellow = 2'b01;
                                                         // output logic
  parameter red = 2'b10;
                                                         always_comb
                                                            case (state)
                                                            S0: {la1, la0, lb1, lb0} = {red, red};
  // state register
  always ff @ (posedge clk, posedge reset)
                                                            S1: {la1, la0, lb1, lb0} = {vellow, red};
     if (reset) state <= S0;
                                                            S2: {la1, la0, lb1, lb0} = {green, red};
     else state <= nextstate;
                                                            S3: {la1, la0, lb1, lb0} = {green, red};
                                                            S4: {la1, la0, lb1, lb0} = {yellow, red};
                                                            S5: {la1, la0, lb1, lb0} = {red, red};
  // next state logic
                                                            S6: {la1, la0, lb1, lb0} = {red, yellow};
  always_comb
                                                            S7: {la1, la0, lb1, lb0} = {red, green};
     case (state)
                                                            S8: {la1, la0, lb1, lb0} = {red, green};
     S0: if(sa) nextstate = S1;
        else if (~sb) nextstate = S0:
                                                            S9: {la1, la0, lb1, lb0} = {red, yellow};
        else nextstate = S6;
                                                            default: {la1, la0, lb1, lb0} = {red, red};
     S1: nextstate = S2:
                                                            endcase
     S2: if(\simsa & \simsb) nextstate = S0;
                                                       endmodule
        else if (~sa & sb) nextstate = S4;
        else if (sa & ~sb) nextstate = S2:
        else nextstate = S3:
     S3: nextstate = S4:
     S4: nextstate = S5:
```

#### TESTBENCH CODE

#### (e) SystemVerilog Testbench with Outputs LA1, LA0, LB1, LB0

```
module tb fsm();
  logic clk, reset, sa, sb;
  logic la1, la0, lb1, lb0;
  fsm_module dut(clk, reset, sa, sb, la1, la0, lb1, lb0);
  always
    begin
       clk = 0; #1500000000; clk = 1; #1500000000;
  initial
     begin
     reset \leq 0; sa \leq 0; sb \leq 0; @(posedge clk);
     sa \leq 1; sb \leq 0; @(posedge clk);
     @(posedge clk);
     reset \leftarrow 1; sa \leftarrow 0; sb \leftarrow 0; @(posedge clk);
     reset <= 0; sa <= 1; sb <= 1; @(posedge clk);
     @(posedge clk);
     sa \le 1; sb \le 0; @(posedge clk);
     @(posedge clk);
     sa <= 0; sb <= 1; @(posedge clk);
     @(posedge clk);
     @(posedge clk);
     @(posedge clk);
     sa \leq 1; sb \leq 0; @(posedge clk);
     sa \le 0; sb \le 0; @(posedge clk);
     sa <= 1; sb <= 1; @(posedge clk);
     @(posedge clk):
     sa <= 0; sb <= 1; @(posedge clk);
     @(posedge clk);
     sa <= 1; sb <= 0; @(posedge clk);
     @(posedge clk);
     @(posedge clk);
     $stop; // End the simulation.
     end
endmodule
```



#### DESIGN CODE REDESIGNED OUTPUTS

## (e) SystemVerilog Design with Outputs ledA1, ledA2, ledA3, ledB1, ledB2, ledB3 using Decoder

```
module fsm module(clk, reset, sa, sb, ledA1, ledA2,
                                                          // Code Continues
ledA3, ledB1, ledB2, ledB3);
                                                                S9: nextstate = S0:
  input logic clk, reset, sa, sb;
                                                                default: nextstate = S0;
  output logic ledA1. ledA2. ledA3. ledB1. ledB2.
                                                                endcase
ledB3:
  logic la1, la0, lb1, lb0;
                                                             // output logic
  typedef enum logic [3:0] \{S0 = 4'b0000, S1 = 4'b0000\}
                                                             always_comb
4'b0001, S2 = 4'b0010, S3 = 4'b0011, S4 = 4'b0100,
                                                             begin
                   S5 = 4'b0101, S6 = 4'b0110, S7 =
                                                                case (state)
                                                                S0: {la1, la0, lb1, lb0} = {red, red};
4'b0111. S8 = 4'b1000. S9 = 4'b1001} statetype:
  statetype state, nextstate;
                                                                S1: {la1, la0, lb1, lb0} = {yellow, red};
                                                                S2: {la1, la0, lb1, lb0} = {green, red};
  parameter green = 2'b00;
  parameter yellow = 2'b01;
                                                                S3: {la1, la0, lb1, lb0} = {green, red};
  parameter red = 2'b10;
                                                                S4: {la1, la0, lb1, lb0} = {vellow, red};
                                                                S5: {la1, la0, lb1, lb0} = {red, red};
  // state register
                                                                S6: {la1, la0, lb1, lb0} = {red, yellow};
  always ff @ (posedge clk, posedge reset)
                                                                S7: {la1, la0, lb1, lb0} = {red, green};
     if (reset) state <= S0;
                                                                S8: {la1, la0, lb1, lb0} = {red, green};
     else state <= nextstate;
                                                                S9: {la1, la0, lb1, lb0} = {red, yellow};
                                                                default: {la1, la0, lb1, lb0} = {red, red};
  // next state logic
                                                                endcase
  always_comb
     case (state)
                                                                case ({la1,la0})
     S0: if(sa) nextstate = S1;
                                                                2'b00: \{ledA1, ledA2, ledA3\} = 3'b110;
       else if (\simsb) nextstate = S0;
                                                                2'b01: {ledA1, ledA2, ledA3} = 3'b100;
        else nextstate = S6;
                                                                2'b10: \{ledA1, ledA2, ledA3\} = 3'b111;
     S1: nextstate = S2:
                                                                default: \{ledA1, ledA2, ledA3\} = 3'b111;
     S2: if(\simsa & \simsb) nextstate = S0:
                                                                endcase
        else if (~sa & sb) nextstate = S4;
       else if (sa & ~sb) nextstate = S2:
                                                                case ({lb1,lb0})
                                                                2'b00: \{ledB1, ledB2, ledB3\} = 3'b110;
        else nextstate = S3;
     S3: nextstate = S4:
                                                                2'b01: {ledB1, ledB2, ledB3} = 3'b100;
     S4: nextstate = S5:
                                                                2'b10: {ledB1. ledB2. ledB3} = 3'b111:
     S5: nextstate = S6:
                                                                default: {ledB1, ledB2, ledB3} = 3'b111;
     S6: nextstate = S7:
                                                                endcase
     S7: if(~sa & ~sb) nextstate = S0:
                                                             end
        else if (~sa & sb) nextstate = S7:
        else if (sa & ~sb) nextstate = S9;
                                                          endmodule
        else nextstate = S8;
     S8: nextstate = S9;
```



#### TESTBENCH CODE REDESIGNED OUTPUTS

(e) SystemVerilog Testbench with Outputs ledA1, ledA2, ledA3, ledB1, ledB2, ledB3 using Decoder

```
module tb fsm();
  logic clk. reset. sa. sb:
  logic ledA1, ledA2, ledA3, ledB1, ledB2, ledB3;
  fsm_module dut(clk, reset, sa, sb, ledA1, ledA2, ledA3, ledB1, ledB2, ledB3);
  always
     begin
       clk = 0; #1500000000; clk = 1; #1500000000;
  initial
     begin
     reset \leq 0; sa \leq 0; sb \leq 0; @(posedge clk);
     sa \leq 1; sb \leq 0; @(posedge clk);
     @(posedge clk);
     reset \leftarrow 1; sa \leftarrow 0; sb \leftarrow 0; @(posedge clk);
     reset <= 0; sa <= 1; sb <= 1; @(posedge clk);
     @(posedge clk);
     sa \le 1; sb \le 0; @(posedge clk);
     @(posedge clk);
     sa <= 0; sb <= 1; @(posedge clk);
     @(posedge clk);
     @(posedge clk);
     @(posedge clk);
     sa \leq 1; sb \leq 0; @(posedge clk);
     sa \le 0; sb \le 0; @(posedge clk);
     sa <= 1; sb <= 1; @(posedge clk);
     @(posedge clk):
     @(posedge clk);
     @(posedge clk);
     sa \le 0; sb \le 1; @(posedge clk);
     @(posedge clk);
     sa <= 1; sb <= 0; @(posedge clk);
     @(posedge clk);
     @(posedge clk);
     $stop; // End the simulation.
     end
endmodule
```