


Mnemonic	Name		Operation
ADD	Addition	add Rd,Rn,Rm	Rd $\leftarrow$ Rn + (Rm sh shamt5)
SUB	Subtraction	sub Rd,Rn,Rm	Rd $\leftarrow$ Rn - (Rm sh shamt5)
AND	Bitwise And	and Rd,Rn,Rm	Rd $\leftarrow$ Rn & (Rm sh shamt5)
ORR	Bitwise Or	orr Rd,Rn,Rm	Rd $\leftarrow$ Rn   (Rm sh shamt5)
MOV	Move to Register	mov Rd,Rm	Rd $\leftarrow$ (Rm sh shamt5)
STR	Store	str Rd,[Rn,imm12]	Mem[Rn + imm12] $\leftarrow$ Rd
LDR	Load	ldr Rd,[Rn,imm12]	Rd $\leftarrow$ Mem[Rn + imm12]
CMP	Compare	cmp Rd,Rn,Rm	set the flag if (Rn - Rm = 0)
B	Branch	b imm24	PC $\leftarrow$ (PC + 8) + (imm24<< 2)
BEQ	Branch if Equal	beq imm24	PC $\leftarrow$ (PC + 8) + (imm24<< 2) if flag = 1
BL	Branch with Link	bl imm24	PC $\leftarrow$ (PC + 8) + (imm24<< 2), R14 $\leftarrow$ PC
BX	Branch and Exchange	bx Rm	PC $\leftarrow$ Rm



## Datapath Design





Figure 2: Multi cycle processor from the lecture notes

$\overline{BlEnable}$

$1110 \text{ (14)}$


For BL instruction,  
 $(PC+4)$  will be written  
in R14.

## Black-box implementation of the Datapath



Code	Suffix	Flags	Meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or same
0011	CC	C clear	unsigned lower
0100	MI	N set	negative
0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	no overflow
1000	HI	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N equals V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

## Control Signals



state = 2  
cycle = 3

	op = 00	op = 01	op = 10
	Data P.	Memory	Branch
PCWrite	0	0	1 ★
AdrSrc	0	0	0
MemWrite	0	0	0
IRWrite	0	0	0
RegSrc	00	10 (O)	10
RegWrite	0	0	0
ImmSrc	00	01	10
ALUSrcA	0 ★	0 ★	0 ★
ALUSrcB	00 ★	01 ★	01 ★
ALUControl	Funct[4:1] ★	0100	1101 ★
ResultSrc	00 ★	00 ★	10
Zenable	1 ★	1 ★	1 ★
Blenable	0	0	1 if BL
BXenable	0	0	1 if BX

Control Signals

if CondEx = 1

state = 3  
cycle = 4

	op = 00	op = 0
	Data P.	Memory
PCWrite	0	0
AdrSrc	0	1
MemWrite	0	~Funct[0] ★ (O)
IRWrite	0	0
RegSrc	00	10
RegWrite	1 ★	0
ImmSrc	00	01
ALUSrcA	0	0
ALUSrcB	00	01
ALUControl	Funct[4:1]	0100
ResultSrc	00	00
Zenable	1 ★	1 ★
Blenable	0	0
BXenable	0	0

Control Signals

if  $\text{Funct}[4:1] = 1010$  (CMP)  
 $\text{RegWrite} = 0$   
 $\text{ALUControl} = 0010$  (subtraction)

- For both LDR and STR  
 $R_n$  must be chosen.  
 For STR,  $R_d$  must be connected to RA2 (10)  
 No need for  $R_m$ .

- MemWrite is 1 for STR and 0 for LDR.  
 $L$  bit ( $\text{Funct}[0]$ ) is 0 for STR, 1 for LDR.

state = 4  
cycle = 5

Control Signals

LDR

PCWrite	0
AdrSrc	1
MemWrite	0 ★
IRWrite	0
RegSrc	00
RegWrite	1 ★
ImmSrc	01
ALUSrcA	0
ALUSrcB	01
ALUControl	0100
ResultSrc	01
Zenable	0 ★
Blenable	0
BXenable	0

Write to register

## ADD Operation (Data Processing Instruction)

[Cycle 1]	[Cycle 2]	[Cycle 3]
<p>Wires:</p> <pre> PC: 000000000000000000000000000000001000 State: 000 INSTR: 11100010000010000001101000 ----- RA1: 0000 RA2: 1000 ----- RD1: 00000000000000000000000000000000 RD2: 00000000000000000000000000000000 ----- SrcA: 000000000000000000000000000000001000 SrcB: 000000000000000000000000000000001000 ExtImm: 000000000000000000000000000000001101000 ----- ALU OUT: 000000000000000000000000000000001101000 ----- RESULT: 00000000000000000000000000000000110000 </pre> <p>Control Signals:</p> <pre> PCWrite: 1 AdrSrc: 0 MemWrite: 0 IRWrite: 1 RegWrite: 0 ImmSrc: 00 RegSrc: 00 ALUSrcA: 1 ALUSrcB: 10 ALUControl: 0100 ResultSrc: 10 Flag Z: 0 </pre> <p>ENABLE Z: 0</p>	<p>Wires:</p> <pre> PC: 000000000000000000000000000000001100 State: 001 INSTR: 11100000100000100100000000000001 ----- RA1: 0010 RA2: 0011 ----- RD1: 000000000000000000000000000000001001 RD2: 000000000000000000000000000000001010 ----- SrcA: 000000000000000000000000000000001100 SrcB: 000000000000000000000000000000001000 ExtImm: 0000000000000000000000000000000000000011 ----- ALU OUT: 00000000000000000000000000000000110000 ----- RESULT: 00000000000000000000000000000000100000 </pre> <p>Control Signals:</p> <pre> PCWrite: 0 AdrSrc: 0 MemWrite: 0 IRWrite: 0 RegWrite: 0 ImmSrc: 00 RegSrc: 00 ALUSrcA: 1 ALUSrcB: 00 ALUControl: 0100 ResultSrc: 00 Flag Z: 0 </pre> <p>ENABLE Z: 1</p>	<p>Wires:</p> <pre> PC: 000000000000000000000000000000001100 State: 010 INSTR: 11100000100000100100000000000001 ----- RA1: 0010 RA2: 0011 ----- RD1: 000000000000000000000000000000001001 RD2: 000000000000000000000000000000001010 ----- SrcA: 000000000000000000000000000000001001 SrcB: 000000000000000000000000000000001010 ExtImm: 0000000000000000000000000000000000000011 ----- ALU OUT: 00000000000000000000000000000000110000 ----- RESULT: 0010000 </pre> <p>Control Signals:</p> <pre> PCWrite: 0 AdrSrc: 0 MemWrite: 0 IRWrite: 0 RegWrite: 0 ImmSrc: 00 RegSrc: 00 ALUSrcA: 0 ALUSrcB: 00 ALUControl: 0100 ResultSrc: 00 Flag Z: 0 </pre> <p>ENABLE Z: 1</p>

[Cycle 4]	[Cycle 5]
<p>Wires:</p> <pre> PC: 000000000000000000000000000000001100 State: 011 INSTR: 11100000100000100100000000000001 ----- RA1: 0010 RA2: 0011 ----- RD1: 000000000000000000000000000000001001 RD2: 000000000000000000000000000000001010 ----- SrcA: 000000000000000000000000000000001001 SrcB: 000000000000000000000000000000001010 ExtImm: 0000000000000000000000000000000000000011 ----- ALU OUT: 0000000000000000000000000000000010011 ----- RESULT: 0000000000000000000000000000000010011 </pre> <p>Control Signals:</p> <pre> PCWrite: 0 AdrSrc: 0 MemWrite: 0 IRWrite: 0 RegWrite: 1 ImmSrc: 00 RegSrc: 00 ALUSrcA: 0 ALUSrcB: 00 ALUControl: 0100 ResultSrc: 00 Flag Z: 0 </pre> <p>ENABLE Z: 1</p>	<p>Wires:</p> <pre> PC: 000000000000000000000000000000001100 State: 100 INSTR: 11100000100000100100000000000001 ----- RA1: 0010 RA2: 0011 ----- RD1: 000000000000000000000000000000001001 RD2: 000000000000000000000000000000001010 ----- SrcA: 000000000000000000000000000000001001 SrcB: 000000000000000000000000000000001010 ExtImm: 0000000000000000000000000000000000000011 ----- ALU OUT: 0000000000000000000000000000000010011 ----- RESULT: 0010011 </pre> <p>Control Signals:</p> <pre> PCWrite: 0 AdrSrc: 0 MemWrite: 0 IRWrite: 0 RegWrite: 0 ImmSrc: 00 RegSrc: 00 ALUSrcA: 0 ALUSrcB: 00 ALUControl: 0000 ResultSrc: 00 Flag Z: 0 </pre> <p>ENABLE Z: 0</p> <p>Registers:</p> <pre> R2 &lt;- 9 R3 &lt;- 10 R4 &lt;- R2 + R3 = 19 </pre> <p>### End of instruction ###</p>

## **BHQ (Branch Instruction)**

## LDR operation (Memory Instruction)

==	=====	=====	=====
PC	Instruction	Hex	Comment
[0]	<b>LDR R2, [R1, #100];</b>	E4112064	R2 <- 00000009
[4]	<b>B 40;</b>	E800000A	Go to the 2's Complement Subroutine

~ 2's Complement Subroutine ~

[40]	<b>SUB R2, R1, R2;</b>	E0412002	R2 <- FFFFFFFF
[44]	<b>B 8;</b>	E8000002	
-			
[8]	<b>LDR R3, [R1, #104];</b>	E4113068	R3 <- 3
[12]	<b>LDR R4, [R1, #108];</b>	E411406C	R4 <- 4
[16]	<b>LDR R1, [R0, #112];</b>	E4101070	R1 <- 1
[20]	<b>LDR R5, [R0, #116];</b>	E4105074	R5 <- 120
[24]	<b>B 64;</b>	E8000010	Go to the Sum of an Array Subroutine
-			

~ Sum of Array Subroutine ~

[64]	<b>LDR R6, [R5];</b>	E4156000	R6 <- 1A (first array element) (2B second) (3C third)
[68]	<b>ADD R10, R10, R6;</b>	E08AA006	R10 <- R6 + R10 (sum)
[72]	<b>SUB R3, R3, R1;</b>	E0433001	R3 <- R3 - R1 (decrement counter by 1)
[76]	<b>CMP R3, R3, R0;</b>	E1433000	R3 <- R3 - R0 (Check Flag)
[80]	<b>BEQ 28;</b>	08000007	if Z = 1, return
[84]	<b>ADD R5, R5, R4;</b>	E0855004	R5 <- R5 + R4 (increment R5 by 4 to get the next element)
[88]	<b>B 64;</b>	E8000010	Start the loop again
-			
[28]	<b>LDR R9, [R3, #120];</b>	E4139078	R9 <- 1A
[32]	<b>B 132;</b>	E8000021	Go to the Even Parity Check Subroutine
-			

~ Even Parity Check Subroutine ~

[132]	<b>CMP R9, R9, R3;</b>	E1499003	R9 <- R9 - R3 (Check Flag)
[136]	<b>BEQ 160;</b>	08000028	if Z = 1, go to the final stage
[140]	<b>AND R0, R9, R1;</b>	E0090001	R0 <- R9 & R1 (Get the LSB)
[144]	<b>ADD R8, R8, R0;</b>	E0888000	R8 <- R8 + R0 (Compute the number of ones)
[148]	<b>MOV R9, R9, #1;</b>	E1A090A9	R9 <- R9>>1 (Get the next bit)
[152]	<b>B 132;</b>	E8000021	Start the loop again
-			
[160]	<b>AND R0, R8, R1;</b>	E0080001	R0 <- R8 & R1 (if 1, number of ones is odd)
[164]	<b>B 0;</b>	E8000000	Return

~ Data written in memory ~

[100]	9	[104]	3	[108]	4	[112]	1
[116]	78	[120]	1A	[124]	2B	[128]	3C

In this experiment, we are implementing a multi-cycle processor design. In the previous experiment, where-single cycle processor is used, each instruction was done in one cycle. In multi-cycle processor design, each instruction is finalized in multiple cycles. However, at one cycle, operations take less longer comparing to the single-cycle processor. Datapath is partially used in each cycle.

In my design, number of cycles are set to be 5 for each instruction. Longest instruction set the number of cycles per instruction and LDR (longest instruction) takes 5 cycles.

In the first cycle of every instruction, **FETCH**, PC is fed to the Instr/Data Memory and PC + 4 is written in PC register. In the second cycle of every instruction, **DECODE**, instruction is read from the PC address.

After DECODE, the instruction is known, and the control signals are set accordingly. Control signals can be observed for each type of instruction above.

Setting the control signals (**CONTROLLER.v**) for each instruction regarding the Datapath (**DATAPATH.v**), all the instructions are tested through COCOTB. Test procedure for all ISA instructions can be observed in **ISA\_TEST\_COCO** file. In this report, implementation of the ADD, BEQ, and LDR instructions are shown with the control signals and wire outputs at each cycle.

After validating the functionality of each instruction, three subroutines are implemented. These subroutines are 2's Complement, Sum of Array and Even Parity Check. The algorithm for these operations can be observed above, where all the necessary instructions are stated for each subroutine with their values in HEX and additional comments. To monitor the testing procedure, **SUBROUTINE\_TEST** file can be inspected.

COCOTB tests are located in **ISA\_TEST\_COCO** and **SUBROUTINE\_TEST** files.