



Code	Suffix	Flags	Meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or same
0011	cc	C clear	unsigned lower
0100	MI	N set	negative
0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	no overflow
1000	HI	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N equals V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

## ISA to be implemented ...

Mnemonic	Name		Operation
ADD	Addition	add Rd,Rn,Rm	$Rd \leftarrow Rn + (Rm \ sh \ shamt5)$
SUB	Subtraction	sub Rd,Rn,Rm	$Rd \leftarrow Rn - (Rm \ sh \ shamt5)$
AND	Bitwise And	and Rd,Rn,Rm	$Rd \leftarrow Rn \& (Rm \ sh \ shamt5)$
ORR	Bitwise Or	orr Rd,Rn,Rm	$Rd \leftarrow Rn \mid (Rm \ sh \ shamt5)$
MOV	Move to Register	mov Rd,Rm	$Rd \leftarrow (Rm \ sh \ shamt5)$
STR	Store	str Rd,[Rn,imm12]	$Mem[Rn + imm12] \leftarrow Rd$
LDR	Load	ldr Rd,[Rn,imm12]	$Rd \leftarrow Mem[Rn + imm12]$
CMP	Compare	cmp Rd,Rn,Rm	set the flag if $(Rn - Rm = 0)$
В	Branch	b imm24	$PC \leftarrow imm24$
BEQ	Branch if Equal	beq imm24	$PC \leftarrow imm24 \text{ if flag} = 1$
BL	Branch with Link	bl imm24	$PC \leftarrow imm24, R14 \leftarrow PC$
BX	Branch and Exchange	bx Rm	$PC \leftarrow Rm$

## We have to determine the control signals for each instruction.





## Datapath is tested with following instructions...

LDR R5, R2; R2=0, R5 ← Mem [0]=4 after this instruction, R5 = 4LDR R6, R2, #4; R6 + MeH[0+4] = 7 after this instruction, R6 = 7following pages ADD R7, R6, R5; R7 - R5+R6 have cocotb after this instruction, R7=11 terminal results SUB R8, R6, R5; R84 R6-R5 of these instructions after this instruction, R8 = 3 for the datapath. STR R8, R2, #12; R8 → Nem [0+12] at memory loc. 12, 3 is written LDR RO, R2, # 12; RO - MEM[0+12] = 3 after this instruction, R0 = 3ORR R3, R0, R5; R3 (0011) (0100) after this instruction, R3 = 0111 AND R4, R3, R0, #2; R4 (0111) & (1100) after this instruction, Ry= 0100 MOV R1, R4, #2; R1 - (4×22) shift after this instruction, R1 = 10000 B #64; PC ← 64 after this instruction, PC = 64

```
Testing ADD Operation...
 ### TESTING THE DATAPATH ###
### READING THE INSTRUCTIONS FROM inst_mem.txt ###
                                                     ADD R7, R6, R5;
                                                     Write R5 + R6 (4+7) to R7 (11).
                                                    Testing LDR Operation...
LDR R5, R2;
 R2 = 0, mem[0] = 4, Write 4 to R5
90001011
                                                      ### End of Instruction ###
 SUB R8, R6, R5;
                                                      rite R6 - R5 (7-4) to R8 (3).
 Testing LDR Operation...
                                                    LDR R6, R2, #4;
R2 = 0, mem[4] = 7, Write 7 to R6
00000000000000000011100000000
 ALUCONTROI: 0100
RA1: 0010
RA2: 0100
ALUResult: 00000
ReadData: 000000
                       ### End of Instruction ###
```

```
C must be 20 after 5 instructions esting ORR Operation...
Testing STR Operation...
STR R8 (3), R2, #12; 3 is written in R8
Store value of R8 in the memory address [R2] (which is zero) added 12 (mem[12]).
                                                               ORR R3, R0, R5;
                                                                  rite (0011) or (0100) = (0111) to R3.
 0000000000101000000
Testing LDR Operation...
LDR RØ, R2, #12;
                                                                  esting AND Operation...
 R2 = 0, mem[0+12] = 3, Write 3 to R0
                                                               AND R4, R3, R0, #3;
 rite (0111) and (1100) = (0100) to R4.
                                                                 0000000000000000111
  must be 20 after 5 instructions esting ORR Operation...
```

```
esting MOV Operation...
MOV R1, R4, #2;
Write (10000) to R1.
Reg_Write: 1
 Mem_Write: 0
 lemtoReg: 0
ALUSrc: 0
ImmSrc: 00
RegSrc: 00
ALUControl: 1101
RA1: 0100
RA2: 0100
ReadData: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 16 is written to R1.
 ### End of Instruction ###
 Testing B Operation...
B #64;
Branch to address: 64
PC gets 64
PCSrc: 1
Reg_Write: 0
Mem_Write: 0
 lemtoReg: 0
ALUSrc: 1
ImmSrc: 10
RegSrc: 00
ALUControl: 1101
RA1: 0000
RA2: 0000
### End of Instruction ###
```

```
ADDEQ R2, R2, R2;
RA1: 0010
RA2: 0010
PCSrc: 0
RegWrite: 0
MemWrite: 0
MemtoReg: 0
ALUSrc: 0
ImmSrc: 00
RegSrc: 00
ALUControl: 0100
Flag Z: 0
### End of Instruction ###
Testing ADD Operation...
ADD R6, R2, R1;
Instr: 1110000010000010011000000000000001
RA1: 0010
RA2: 0001
PCSrc: 0
RegWrite: 1
MemWrite: 0
MemtoReg: 0
ALUSrc: 0
ImmSrc: 00
RegSrc: 00
ALUControl: 0100
Flag Z: 0
### End of Instruction ###
```

```
Testing SUB Operation...
SUB R0, R1, R0;
NOT RO
Instr: 1110000001000001000000000000000000
RA1: 0001
RA2: 0000
RD1: 00000000000000000000000000000000000
PCSrc: 0
RegWrite: 1
MemWrite: 0
MemtoReg: 0
ALUSrc: 0
ImmSrc: 00
RegSrc: 00
ALUControl: 0010
2's Complement Operation is successful. !!!
### End of Instruction ###
Testing STR Operation...
STR R0 , R1, #8;
Instr: 111001000000000100000000000001000
RA1: 0001
RA2: 0000
RD1: 00000000000000000000000000000000000
PCSrc: 0
RegWrite: 0
MemWrite: 1
MemtoReg: 0
ALUSrc: 1
ImmSrc: 01
RegSrc: 10
ALUControl: 0100
's Complement is stored at memory location 4. !!!
2's Complement subroutine is at memory location 40
### End of Instruction ###
```

You can see main\_COCO file for more examples.

## Adding the numbers, 17,25,4... And, obtained 46 as result after 3 loops.

```
RA1: 0000
RA2: 0100
PCSrc: 1
RegWrite: 0
MemWrite: 0
MemtoReg: 0
ALUSrc: 1
ImmSrc: 10
RegSrc: 00
ALUControl: 1101
Flag Z: 0
####################################
LDR R5, R4 #4;
R0 = 0, mem[8] = 4, Write 4 to R2
Instr: 1110010000010100010100000000000100
RA1: 0100
RA2: 0100
PCSrc: 0
RegWrite: 1
MemWrite: 0
MemtoReg: 1
ALUSrc: 1
ImmSrc: 01
RegSrc: 00
ALUControl: 0100
Flag Z: 0
ADD R10, R5 R10;
R0 = 0, mem[8] = 4, Write 4 to R2
Instr: 111000001000010110100000000001010
RA1: 0101
RA2: 1010
ALUResult: 00000000000000000000000000000101110
```

Starting the sum from the address 16.

```
C: > Users > ardaunver > Desktop > EE446PRE2 > MainCoco2
      00
      00
      00
      03
      00
      00
      00
      04
      00
      00
      0C
      00
      00
      00
      00
      00
      00
      00
      04
      00
      00
```