```
Lab Code [15 points]
Filename: ChipInterface.sv
  1 `default_nettype none
  3 module ChipInterface(
                             KEY,
      input logic [7:0]
      input
             logic [17:0] SW,
                             CLOCK_50,
  6
      input logic
  7
                             HEX9, HEX8, HEX7, HEX6, HEX5, HEX3, HEX2, HEX1, HEX0,
      output logic [6:0]
  8
      output logic [7:0]
                             LEDG);
      logic [3:0] hMove, cMove;
 10
      logic [15:0] HHEX, CHEX;
 11
 12
      logic win, clock, reset, reset_N, enter, newGame;
      logic [6:0] segment0, segment1, segment2, segment3, segment4, segment5,
 13
 14
                    segment6, segment7, segment8;
 15
 16
      logic newGame_int, newGame_sync, enter_int, enter_sync;
 17
      assign clock = CLOCK_50;
 18
 19
      assign reset = SW[17];
 20
      assign reset_N = ~reset;
      assign hMove = SW[3:0];
 21
 22
      assign enter = ~KEY[3]
      assign newGame = ~KEY[0];
 23
 24
 25
      assign HEX5 = segment0;
 26
      assign HEX3 = segment1;
 27
      assign HEX2 = segment2;
 28
      assign HEX1 = segment3;
 29
      assign HEX0 = segment4;
      assign HEX9 = segment5;
 30
31
      assign HEX8 = segment6;
 32
      assign HEX7 = segment7;
 33
      assign HEX6 = segment8;
 34
      assign LEDG[7:0] = \{8\{win\}\};
 35
 36
      BCDtoSevenSegment BSS0 (.bcd(cMove), .segment(segment0)),
                          BSS1 (.bcd(CHEX[15:12]), .segment(segment1)),
 37
                                (.bcd(CHEX[11:8]), .segment(segment2)),
(.bcd(CHEX[7:4]), .segment(segment3)),
(.bcd(CHEX[3:0]), .segment(segment4)),
(.bcd(HHEX[15:12]), .segment(segment5)),
 38
                           BSS2
 39
40
                          BSS4
41
                          BSS6 (.bcd(HHEX[11:8]), .segment(segment6)),
42
43
                          BSS7 (.bcd(HHEX[7:4]), .segment(segment7)),
44
                          BSS8 (.bcd(HHEX[3:0]), .segment(segment8));
45
      abstractFSM fsm (.hMove, .valid(enter_sync), .newGame(newGame_sync), .cMove,
46
                          .HHEX, .CHEX, .win, .clock, .reset_N);
47
 48
      always_ff @(posedge clock)
 49
        newGame_int <= newGame;</pre>
 50
 51
      always_ff @(posedge clock)
 52
        newGame_sync <= newGame_int;</pre>
 53
 54
      always_ff @(posedge clock)
 55
        enter_int <= enter;</pre>
 56
 57
      always_ff @(posedge clock)
 58
        enter_sync <= enter_int;</pre>
 59
 60 endmodule: ChipInterface
61
 62 module BCDtoSevenSegment
63
         (input logic [3:0] bcd,
64
        output logic [6:0] segment);
 65
 66
        always_comb
 67
             case (bcd)
                 4'b0001: segment = 7'b111_1001;
 68
                 4'b0010: segment = 7'b010_0100;
 69
                 4'b0011: segment = 7'b011_0000;
 70
```

```
Filename: ChipInterface.sv
```

Page #: 2

```
Filename: lab4.sv
  1 `default_nettype none
  3 module abstractFSM(
      input logic [3:0] hMove,
      input logic valid,
  6
      input logic newGame,
  7
      output logic [3:0] cMove,
      output logic [15:0] HHEX, output logic [15:0] CHEX,
  8
  9
 10
      output logic
                           win,
 11
      input logic
                           clock, reset_N
 12);
13
14
      enum logic [4:0] {new_game, new_game_int,
                          cStart, cStart_int,
 15
                          first, first_int,
16
                          second,
17
18
                          win12, win12_int,
                          win13, win13_int, win14, win14_int, win17, win17_int,
 19
 20
 21
                          win18, win18_int,
 22
 23
 24
                          win22, win22_int,
 25
                          win24, win24_int,
                          win27, win27_int,
win28, win28_int}
 26
 27
 28
        currState, nextState;
 29
 30
      // Next State Generator
 31
      always_comb begin
 32
        case (currState)
 33
           new_game: nextState= (valid && newGame) ? new_game_int : new_game;
 34
           new_game_int: nextState= (~valid && ~newGame) ? cStart : new_game_int;
 35
           cStart: nextState = (valid && hMove == 4'd6) ? cStart_int: cStart;
 36
           cStart_int: nextState = (~valid) ? first : cStart_int;
 37
 38
           first: begin
 39
             if(valid) begin
40
                 case(hMove)
41
42
                     4'd2: nextState= win12_int;
43
                     4'd3: nextState= win13_int;
                     4'd4: nextState= win14_int;
44
45
                     4'd7: nextState= win17_int;
46
                     4'd8: nextState= win18_int;
                     4'd9: nextState= first_int;
47
48
                     default: nextState= first;
49
                 endcase
             end
 50
 51
             else nextState= first;
 52
 53
           first_int: nextState= (~valid) ? second : first_int;
 54
          second: begin
55
             if(valid) begin
 56
 57
                 case(hMove)
 58
                     4'd2: nextState= win22_int;
                     4'd4: nextState= win24_int;
 59
                     4'd7: nextState= win27_int;
 60
 61
                     4'd8: nextState= win28_int;
 62
                      default: nextState= second;
 63
                 endcase
 64
             end
 65
             else nextState= second;
 66
           end
 67
          win12_int: nextState= (~valid) ? win12 : win12_int;
 68
          win12: nextState= newGame ? new_game : win12;
 69
```

Lab Code [15 points]

70

Filename: lab4.sv Page #: 2

```
win13_int: nextState= (~valid) ? win13 : win13_int;
 72
          win13: nextState= newGame ? new_game : win13;
 73
 74
          win14_int: nextState= (~valid) ? win14 : win14_int;
 75
          win14: nextState= newGame ? new_game : win14;
 76
 77
          win17_int: nextState= (~valid) ? win17 : win17_int;
 78
          win17: nextState= newGame ? new_game : win17;
 79
 80
          win18_int: nextState= (~valid) ? win18 : win18_int;
 81
          win18: nextState= newGame ? new_game : win18;
 82
 83
 84
 85
          win22_int: nextState= (~valid) ? win22 : win22_int;
          win22: nextState= newGame ? new_game : win22;
 86
 87
          win24_int: nextState= (~valid) ? win24 : win24_int;
 88
 89
          win24: nextState= newGame ? new_game : win24;
 90
          win27_int: nextState= (~valid) ? win27 : win27_int;
 91
          win27: nextState= newGame ? new_game : win27;
 92
 93
 94
          win28_int: nextState= (~valid) ? win28 : win28_int;
 95
          win28: nextState= newGame ? new_game : win28;
 96
 97
 98
          default: nextState = cStart; //never exec'd
 99
100
        endcase
101
      end
102
      // Output Generator
103
104
      always_comb begin
105
        win = 1'b0;
        HHEX = 16'h00_00;
106
107
        unique case (currState)
108
          new_game, new_game_int: begin
109
            cMove= 4'd15; //invalid
            HHEX= 16'd0;
110
            CHEX= 16'd0;
111
112
          end
113
          cStart, cStart_int: begin
114
              cMove= 4'd5;
115
              CHEX= 16'h50_00;
116
          end
117
118
          first, first_int: begin
119
              cMove = 4'd1;
              HHEX= 16'h60_00;
120
              CHEX= 16'h15_00;
121
122
          end
123
124
          win12, win12_int: begin
125
            cMove = 4'd9;
126
            HHEX= 16'h26_00;
127
            CHEX= 16'h15_90;
128
            win = 1'b1;
129
          end
130
131
          win13, win13_int: begin
            cMove = 4'd9;
132
133
            HHEX= 16'h36 00;
            CHEX= 16'h15_90;
134
135
            win = 1'b1;
136
          end
137
138
          win14, win14_int: begin
139
            cMove = 4'd9;
            HHEX= 16'h46_00;
140
            CHEX= 16'h15_90;
141
```

Filename: lab4.sv Page #: 3

```
142
             win = 1'b1;
143
           end
144
145
           win17, win17_int: begin
             cMove = 4'd9;
146
147
             HHEX= 16'h67_00;
             CHEX= 16'h15_90;
148
149
             win = 1'b1;
150
           end
151
           win18, win18_int: begin
  cMove = 4'd9;
152
153
             HHEX= 16'h68_00;
154
             CHEX= 16'h15_90;
155
156
             win = 1'b1;
157
           end
158
159
160
161
162
           second: begin
                cMove = 4'd3;
163
                HHEX= 16'h69_00;
164
                CHEX= 16'h13_50;
165
166
167
168
           win22, win22_int: begin
                cMove = \overline{4}'d2;
169
170
                HHEX= 16'h26_90;
                CHEX= 16'h12_35;
win = 1'b1;
171
172
173
           end
174
175
           win24, win24_int: begin
176
                cMove = 4'd2;
                HHEX= 16'h46_90;
177
                CHEX= 16'h12_35;
178
179
                win = 1'b1;
180
           end
181
182
           win27, win27_int: begin
                cMove = \overline{4}'d2;
183
184
                HHEX= 16'h67_90;
                CHEX= 16'h12_35;
185
186
                win = 1'b1;
187
           end
188
189
           win28, win28_int: begin
                cMove = 4'd2;
HHEX= 16'h68_90;
190
191
                CHEX= 16'h12_35;
192
193
                win = 1'b1;
194
           end
195
196
         endcase
197
      end
198
199
      always_ff @(posedge clock)
200
         if (~reset_N)
201
           currState <= cStart;</pre>
         else
202
203
           currState <= nextState;</pre>
204 endmodule: abstractFSM
```

```
Lab Code [15 points]
Filename: testb.sv
  2
    module abstractFSM_test();
      logic [3:0] cMove, hMove;
      logic
                   win, clock, reset;
  5
  6
      myStructuralFSM DUT (.*);
  7
 8
      initial begin
 9
        $monitor($time,, "state=%d, hMove=%d, cMove=%d, win=%b",
 10
                 {DUT.q2, DUT.q1, DUT.q0}, hMove, cMove, win);
 11
        clock = 0;
 12
        forever #5 clock = ~clock;
13
14
 15
      initial begin
16
        // Initialize Values
        hMove <= 4'b0000; reset <= 1;
17
18
 19
        @(posedge clock);
 20
 21
        // Release reset
22
        reset <= 0;
 23
        // Start test path for cStart
 24
        hMove <= 4'd0;
 25
        @(posedge clock);
26
        hMove <= 4'd1;
 27
        @(posedge clock);
        hMove <= 4'd2;
 28
        @(posedge clock);
hMove <= 4'd3;</pre>
 29
 30
 31
        @(posedge clock);
        hMove <= 4'd4;
 32
 33
        @(posedge clock);
 34
        hMove <= 4'd5;
 35
        @(posedge clock);
        hMove <= 4'd7;
36
 37
        @(posedge clock);
 38
        hMove <= 4'd8;
 39
        @(posedge clock);
40
        hMove <= 4'd9;
        @(posedge clock);
41
42
        hMove <= 4'd10;
43
        @(posedge clock);
44
        hMove <= 4'd11;
45
        @(posedge clock);
        hMove <= 4'd12;
46
47
        @(posedge clock);
48
        hMove <= 4'd13;
49
        @(posedge clock);
        hMove <= 4'd14;
50
 51
        @(posedge clock);
 52
        hMove <= 4'd15;
 53
        @(posedge clock);
54
55
        hMove <= 4'd6;
 56
        @(posedge clock); // To first
 57
 58
        // Start testing First
        hMove <= 4'd0;
59
        @(posedge clock);
60
        hMove <= 4'd1;
61
 62
        @(posedge clock);
63
        hMove <= 4'd5;
64
        @(posedge clock);
        hMove <= 4'd6;
65
        @(posedge clock);
 66
 67
        hMove <= 4'd10;
 68
        @(posedge clock);
        hMove <= 4'd11;
 69
        @(posedge clock);
```

Filename: testb.sv Page #: 2

```
hMove <= 4'd12;
 72
         @(posedge clock);
 73
         hMove <= 4'd13;
 74
         @(posedge clock);
 75
         hMove <= 4'd14;
 76
         @(posedge clock);
 77
         hMove <= 4'd15;
 78
         @(posedge clock);
 79
 80
         // To win1
 81
         hMove <= 4'd2;
        @(posedge clock);
reset <= 1;</pre>
 82
 83
 84
         @(posedge clock);
 85
         reset <= 0;
 86
 87
         hMove <= 4'd3;
 88
         @(posedge clock);
         reset <= 1;
 89
 90
         @(posedge clock);
 91
         reset <= 0;
 92
         hMove <= 4'd4;
 93
 94
         @(posedge clock);
         reset <= 1;
 95
 96
         @(posedge clock);
 97
         reset <= 0;
 98
 99
         hMove \le 4'd7;
100
         @(posedge clock);
         reset <= 1;
101
102
         @(posedge clock);
103
         reset <= 0;
104
105
         hMove <= 4'd8;
106
         @(posedge clock);
107
        // Start testing win1
for (logic [3:0] i = 4'd0; i < 4'b1111; i++) begin
   hMove <= i;</pre>
108
109
110
111
           @(posedge clock);
112
         end
113
         hMove <= 4'b1111;
114
         @(posedge clock);
115
         reset <= 1;
116
         @(posedge clock);
117
         reset <= 0;
118
119
         hMove <= 4'd6;
120
         @(posedge clock);
121
         reset <= 1;
122
         @(posedge clock);
123
         reset <= 0;
124
125
         // Start testing second
126
         hMove <= 4'd6;
127
         @(posedge clock);
128
         hMove <= 4'd9;
129
         @(posedge clock);
130
         reset <= 1;
131
         @(posedge clock); // test reset
132
         reset <=0;
         hMove <= 4'd6;
133
134
         @(posedge clock);
135
         hMove <= 4'd9;
136
         @(posedge clock);
         hMove <= 4'd0;
137
138
         @(posedge clock); // test invalid cases
         hMove <= 4'd1;
139
140
         @(posedge clock);
141
         hMove <= 4'd3;
```

Filename: testb.sv Page #: 3

```
@(posedge clock);
142
143
        hMove <= 4'd5;
144
        @(posedge clock);
145
        hMove <= 4'd9;
146
        @(posedge clock);
147
        hMove <= 4'd10;
148
        @(posedge clock);
149
        hMove <= 4'd11;
150
        @(posedge clock);
        hMove <= 4'd12;
151
152
        @(posedge clock);
153
        hMove <= 4'd13:
154
        @(posedge clock);
155
        hMove <= 4'd14;
156
        @(posedge clock);
157
        hMove <= 4'd15;
158
        @(posedge clock);
159
        hMove <= 4'd2;
160
161
        @(posedge clock); // to win3
162
         // Test win3
163
164
        for (logic [3:0] i = 4'd0; i < 4'b1111; i++) begin
          hMove <= i;
165
166
          @(posedge clock);
167
        end
168
        hMove <= 4'b1111;
169
        @(posedge clock);
        reset <= 1;
170
171
        @(posedge clock);
172
        reset <= 0;
        hMove <= 4 'd6;
173
174
        @(posedge clock);
175
        hMove <= 4'd9;
176
        @(posedge clock);
177
        hMove <= 4'd4;
178
        @(posedge clock);
179
180
        reset <= 1;
181
        @(posedge clock);
182
        reset <= 0;
        hMove <= 4 'd6;
183
184
        @(posedge clock);
185
        hMove <= 4'd9;
186
        @(posedge clock);
187
        hMove \le 4'd7;
188
        @(posedge clock);
189
190
        reset <= 1;
191
        @(posedge clock);
        reset <= 0;
hMove <= 4'd6;
192
193
194
        @(posedge clock);
195
        hMove <= 4'd9;
196
        @(posedge clock); // return to second
197
        hMove <= 4'd8;
198
        @(posedge clock);
199
200
         // Test win2
        for (logic [3:0] i = 4'd0; i < 4'b1111; i++) begin hMove <= i;
201
202
203
          @(posedge clock);
204
        end
205
        hMove <= 4'b1111;
206
        @(posedge clock);
207
        reset <= 1;
        @(posedge clock);
208
209
        reset <= 0;
210
        @(posedge clock);
211
        #1 $finish;
212
      end
```

Filename: testb.sv Page #: 4

213 endmodule: abstractFSM_test

```
Lab Code [15 points]
Filename: tictac.sv
  1 module dFlipFlop
          (output logic q,
  3
           input logic d, clock, reset);
  4
  5
         always @(posedge clock)
  6
          if (reset == 1)
  7
               q <= 0;
  8
         else
  9
              q \le d;
 10 endmodule: dFlipFlop
 11
 12 module myStructuralFSM
 13
          (input logic [3:0] hMove,
           output logic [3:0] cMove,
 14
 15
           output logic win,
 16
           input logic clock, reset);
 17
 18 logic q0, q1, q2;
 19 logic d0, d1, d2;
 20
 21 dFlipFlop ff2(.d(d2), .q(q2), .clock, .reset),
                 ff1(.d(d1), .q(q1), .clock, .reset), ff0(.d(d0), .q(q0), .clock, .reset);
 22
 23
 24
 25 logic tmp, tmp1, tmp2, tmp3;
 26 assign tmp= (~q2 & ~q1 & ~q0) &
                    ((hMove[3]
 27
                                 & ~hMove[2]
 28
                    (~hMove[3]
                    (~hMove[3] & hMove[2] & ~hMove[1]
(~hMove[3] & hMove[2] & hMove[1] & hMove[0]
 29
 30
 31
 32 assign tmp1= (~q2 & ~q1 & q0) &
 33
                    ((~hMove[3] & ~hMove[2] & ~hMove[1]
 34
                    (~hMove[3] & hMove[2] & ~hMove[1] & hMove[0])
 35
                    (~hMove[3] & hMove[2] & hMove[1] & ~hMove[0])
 36
                    (hMove[3] & ~hMove[2] & hMove[1]
                                                                           ));
 37
                    (hMove[3] & hMove[2]
 38
 39 assign tmp2= (~q2 & ~q1 & q0) &
                  ((~hMove[3] & ~hMove[2] & hMove[1]
 40
                   (~hMove[3] & hMove[2] & ~hMove[1] & ~hMove[0]
(~hMove[3] & hMove[2] & hMove[1] & hMove[0] )
 41
 42
 43
                  (hMove[3] & ~hMove[2] & ~hMove[1] & ~hMove[0]));
 44
 45 assign tmp3=(~q2 & q1 & ~q0) &
 46
                    ((~hMove[3] & ~hMove[2] & ~hMove[1]
                    (~hMove[3] & ~hMove[2] & hMove[1] & hMove[0] (~hMove[3] & hMove[2] & ~hMove[1] & hMove[0] (~hMove[3] & hMove[2] & hMove[1] & ~hMove[0]
 47
 48
 49
                    (hMove[3] & ~hMove[2] & ~hMove[1] & hMove[0]
 50
                    (hMove[3] & ~hMove[2] & hMove[1]
 51
 52
                    (hMove[3] & hMove[2]
                                                                            ));
 53
 54 /* Next State Logic */
 55 assign d2= (~hMove[3] & ~hMove[2] & hMove[1] & ~hMove[0] & ~q2 & q1 & ~q0)
                  (~hMove[3] & hMove[2] & ~hMove[1] & ~hMove[0] & ~q2 & q1 & ~q0)
(~hMove[3] & hMove[2] & hMove[1] & hMove[0] & ~q2 & q1 & ~q0)
(hMove[3] & ~hMove[2] & ~hMove[1] & ~hMove[0] & ~q2 & q1 & ~q0)
 56
 57
 58
 59
                   (q2 & ~q1 & ~q0)
                   (q2 \& ~q1 \& q0);
 60
 61
 62 assign d1= (hMove[3] & ~hMove[2] & ~hMove[1] & hMove[0] & ~q2 & ~q1 & q0) |
 63
                  tmp2
 64
                  tmp3
 65
                  (~q2 & q1 & q0);
 66
 67 assign d0= (~hMove[3] & hMove[2] & hMove[1] & ~hMove[0] & ~q2 & ~q1 & ~q0) |
 68
                  tmp1
 69
                  tmp2
 70
                  (~hMove[3] & ~hMove[2] & hMove[1] & ~hMove[0] & ~q2 & q1 & ~q0) |
```

Filename: tictac.sv Page #: 2

```
(~q2 & q1 & q0) |
72
               (q2 & ~q1 & q0);
73
74
75 /* Output Logic */
76 assign cMove[3]= ~q2 & q1 & q0;
78 assign cMove[2] = (~hMove[3] & hMove[2] & hMove[1] & ~hMove[0] & ~q2 & ~q1 & ~q0)
79
80
                     (q2 \& ~q1 \& q0);
81
82 assign cMove[1] = tmp3 |
                     (~hMove[3] & ~hMove[2] & hMove[1] & ~hMove[0] & ~q2 & q1 & ~q0)
83
                      [ (~hMove[3] & hMove[2] & ~hMove[1] & ~hMove[0] & ~q2 & q1 &
84
85
                     ~q0) | (~hMove[3] & hMove[2] & hMove[1] & hMove[0] & ~q2 & q1
                     & \sim q0) | (hMove[3] & \sim hMove[2] & \sim hMove[1] & \sim hMove[0] & \sim q2 &
86
87
                     q1 & ~q0) | (q2 & ~q1 & ~q0) | (q2 & ~q1 & q0);
88
89 assign cMove[0] = \sim (q2 & \simq1 & \simq0);
90
91 assign win= (~q2 & q1 & q0) |
92
                (q2 & ~q1 & ~q0) |
                (q2 & ~q1 & q0);
93
94
95 endmodule : myStructuralFSM
```