## COMPUTER ARCHITECTURE REVIEW

# ARDEN RASMUSSEN MAY 4, 2019

# 1. Processor Architecture

# 1.1. The Y86-64 Instruction Set Architecture.

# $1.1.1.\ Programmer-Visible\ State.$

Number	Register
0	rax
1	rcx
2	rdx
3	rbx
4	rsp
5	rbp
6	rsi
7	rdi
8	r8
9	r9
A	r10
В	r11
$^{\mathrm{C}}$	r12
D	r13
$\mathbf{E}$	r14
F	NULL

# $1.1.2.\ \textit{Y86-64 Instructions}.$

Instruction	Bytes			
halt	00			
nop	10			
rrmovq rA, rB	20	rA	rB	
irmovq V, rB	30	$\mathbf{F}$	rB	V
rmmovq rA, D(rB)	40	rA	rB	D
mrmovq D(rB), rA	50	rA	rB	D
OPq rA, rB	$6 \mathrm{fn}$	rA	rB	
jXX Dest	$7 \mathrm{fn}$	Dest		
cmovXX rA, rB	$2 \mathrm{fn}$	rA	rB	
call Dest	80	Dest		
ret	90			
pushq rA	A0	rA	$\mathbf{F}$	
popq rA	B0	rA	$\mathbf{F}$	

Operations		Branches		Moves	
addq	60	jmp	70	rrmovq	20
subq	61	jle	71	cmovle	21
andq	62	jl	72	cmovl	22
xorq	63	je	73	cmove	23
		jne	74	cmovne	24
		jge	75	cmovge	25
		ig	76	cmovg	26

## 1.2. Logic Design and the Hardware Control language HCL.

1.2.1. Logic Gates. There are three basic boolean logic gates, AND, OR, and NOT. HCL expressions are written using C operations.

Gates	Expression
AND	&&
OR	11
NOT	!

Multiple logic gates can be combined into a larger gate, and then further combined to compute any process.

### 1.3. Sequential Y86-64 Implementations.

#### 1.3.1. Organizing Processing into Stages.

**Fetch:** THe fetch stage reads the bytes of an instruction from memory, using the program counter as the memory address.

**Decode:** The decode stages reads up to two operands from teh register file, giving values valA and valB.

**Execute:** In the execution stage, the arithmetic/logic is preformed.

**Memory:** The memory stages may write data to memory, or it may read data from memory.

Write back: The write-back stage writes up to two results to the register file.

**PC update:** The PC is set to the address of the next instruction.

# 1.4. **General Principles of Pipelining.** Pipelining allows for processes to be paralleled, and proceed in unison with other processes.

The clock cycle of a pipelined system, will be the delay of the longest stage, plus the delay of the Reg stage(20ps). The delay will be the clock cycle multiplied by the number of stages. This means that more stages will not necessarily be faster.

1.5. Pipelined Y86-64 Implementations. Hazards can occurs, when an operation requires data that is still being computed by a previous operation. This can be resolved by stalling. This is just waiting for the previous operation to complete before executing the new one. It can also be better avoided by forwarding, this is when the previous operation completes its execution, its write back stage directly writes it to the current operation. This means that there still may be a need for some stalling, but less of it is necessary.

#### 2. The Memory Hierarchy

- 2.1. **Locality.** Locality is the concept of referencing data that is spatially or temporally near by. By improving locality, performance is often improved due to caching. The smaller the loop body and the greater the number of loop iterations, the better the locality.
- 2.2. **The Memory Hierarchy.** The lower the level, the faster and smaller the cache is. The larger the level, the larger space the cache is, but it is also much slower.

Level	Name
L0	Regs
L1	L1 cache (SRAM)
L2	L2 cache (SRAM)
L3	L3 cache (SRAM)
L4	Main memory (DRAM)
L5	Local secondary storage (local disks)
L6	Remote secondary storage (distributed file systems, Web servers)

#### 2.3. Cache Memories.

- 2.3.1. Generic Cache Memory Organization. A cache is made of sets, where each set has a number of lines. The lines are indexed by a tag, and has a valid bit. For each line there is a cache block of data actually stored there. Caches are usually mapped to directly by memory address. This is such that the first t bits are the tag, the next s bits are the set bits and the final b bits denote the block offset.
- 2.3.2. *Direct-Mapped Caches*. There caches only have one line, and the set directly corresponds to the value in the memory address.
- 2.3.3. Set Associative Caches. These caches have multiple lines for each set. This way each set can store two caches misses based on the memory address.
- 2.3.4. Fully Associative Caches. Fully associative cache consists of a single set that contains all the cache lines.

Having larger block size, allows for better spacial locality, but mean that there will be a smaller number of cache lines. Higher associativity (lines per set) can increase the hit time, because it must check more and more tags in the set.

## 3. Virtual Memory

- 3.1. Address Spaces. Virtual memory, is a method of storing little used blocks of data on the disk to free up more space on the physical faster memory.
- 3.2. VM as a Tool for Caching. Virtual pages are chunks of data that are in one of three states

**Unallocated:** Pages that have not yet been allocated by the VM system. These pages have no data

**Cached:** Allocated pages that are currently cached in physical memory.

**Uncached:** Allocated pages that are not cached in physical memory.

The pages can be cached, and there will be page hits and misses.

3.3. **Dynamic Memory Allocation.** Dynamic memory allocation grows the heap with calls to a C allocator, such a malloc. Allocators allocate memory only in the heap, and the align the blocks of memory for better access. A good free function, will Coalesce freed blocks, so if two freed blocks are adjacent to one another, then they will be joined into a larger block.