


Microdata

COMPUTER REFERENCE MANUAL

Micro 1600/21

Micro 821



COMPUTER REFERENCE MANUAL


Micro 1600/21

Micro 821

71-1-821-001

August 1971

Microdata



Microdata Corporation
644 East Young Street
Santa Ana, California 92705

TABLE OF CONTENTS

SYSTEM DESIGN FEATURES	1
General Characteristics	1
SYSTEM ORGANIZATION	5
Registers	5
A Register	5
B Register	5
X Register	5
P Register	5
W Register	5
O Register	5
Core Memory	6
Interrupts	6
Internal Interrupts	6
Console	6
DMA Termination	6
Real-Time Clock	6
Power-Fail Power Restarts	7
External Interrupts	7
Information Format	7
Data Format	7
Address Word Format	8
Instruction Format	8
Operand Addressing Modes	8
Indirect Address Word Format	9
Direct Page 0 (m=0)	9
Direct Relative (m=1)	9
Indirect Page 0 (m=2)	9
Indirect Relative (m=3)	10
Indexed (m=4)	10
Indexed With Bias (m=5)	10
Extended Address (m=6)	10
Literal (m=7)	11
Jump/Return Jump Indirect Extended Address (m=7)	11
INSTRUCTION REPERTOIRE	13
Control	13
HLT Halt	13
TRP Trap	13
ESW Enter Sense Switches	14
DIN Disable Interrupt System	14

TABLE OF CONTENTS (Continued)

EIN Enable Interrupt System	14
DRT Disable Real-Time Clock	14
ERT Enable Real-Time Clock	14
Reset Overflow and Set Word Length	14
Set Overflow and Set Word Length	15
NOP No Operation	15
Conditional Jumps	15
Shifts	16
LLA Logical Left A	17
LLB Logical Left B	17
LLL Logical Left Long	17
LRA Logical Right A	17
LRB Logical Right B	17
LRL Logical Right Long	18
ALA Arithmetic Left A	18
ALB Arithmetic Left B	18
ALL Arithmetic Left Long	19
ARA Arithmetic Right A	19
ARB Arithmetic Right B	19
ARL Arithmetic Right Long	19
Extended Arithmetic	19
DAD Decimal Add	20
DSB Decimal Subtract	20
MUL Multiply (Binary)	21
DIV Divide (Binary)	21
Register Operate	22
ORA OR B with A	22
XRA Exclusive-OR B With A	22
ORB OR A With B	22
XRB Exclusive-OR A With B	22
INA Increment A	23
INB Increment B	23
OCA One's Complement A	23
OCB One's Complement B	23
INX Increment X	23
DCX Decrement X	24
AWX Add Word Length to X	24
SWX Subtract Word Length from X	24
TAX Transfer A to X	25
TBX Transfer B to X	25
TXA Transfer X to A	25
TXB Transfer X to B	25
MST Multiply Step	25
ADX Add to X	26
EBX Exchange B and X	26
Stack Control	26
Push-Down/Pull-Up Operation	26
RTN Return	27
CAL Call	27
PLX Pull X	27
PSX Push X	27
	28

TABLE OF CONTENTS (Continued)

PLA Pull A	28
PSA Push A	28
PLB Pull B	28
PSB Push B	29
Character/String Manipulation	29
CLC Compare Logical	29
MOV Move	29
GCC Generate Cyclic Code	30
SCH Search	30
SCH Search Not	31
GAP Generate ASCII Parity	32
Memory Reference	32
JMP Jump	32
RTJ Return Jump	33
IWM Increment Word in Memory	33
DWM Decrement Word in Memory	33
LDX Load X	33
STX Store X	34
LDB Load B	34
STB Store B	34
ADA Add to A	34
ADV Add Variable	35
SBA Subtract from A	35
SBV Subtract Variable	35
CPA Compare A (Less Than, Equal To, Greater Than)	35
CPV Compare Variable (Less Than, Equal To, Greater Than)	36
ANA AND	36
ANV AND Variable	36
LDA Load A	36
LDV Load Variable	37
STA Store A	37
STV Store Variable	37
INPUT/OUTPUT OPERATIONS	39
Byte Input/Output Instructions	39
Device Address	39
Device Orders	40
Status Bytes	40
Instructions	40
IBA Input Byte to A	40
IBB Input Byte to B	40
IBM Input Byte to Memory	42
OBA Output Byte from A	42
OBB Output Byte from B	42
OBM Output Byte from Memory	43
Concurrent Input/Output	43
Address Control	43
Concurrent Operations	43
External Interrupts	44

TABLE OF CONTENTS (Continued)

MICRO 1600/21 OPERATOR CONTROLS	45
System Console	45
Displays	45
Data Display	46
Run Lamp	46
Halt Lamp	46
Display Selector (D, M, C, L)	46
Switches	46
Sense Switches (4)	46
Command Switches (16)	46
Run Switch	47
Halt/Step Switch	47
Clock Step Switch	47
Master Reset Switch	47
Interrupt Switch	47
Panel Select Switch	47
Power ON/Off/Lock	47
Basic Console	47
MICRO 821 OPERATOR CONTROLS	49
Consoles	49
System Console	49
Basic Console	50
Displays	50
Run Lamp	50
Halt Lamp	50
Data Display	51
Switches	51
Display Selector	51
Command	51
Select	51
Sense	51
Run	51
Step	52
Interrupt	52
Clock	52
Reset	52
Save	52

APPENDIXES

A.	File Register Assignments	53
B.	Dedicated Memory	55
C.	MICRO 1600/21 Execution Times	57
D.	MICRO 821 Execution Times	63
E.	Standard Character Codes	69
F.	Teletype Control and Transmission Codes	71
G.	Table of Power of Two	73
H.	Hexadecimal = Decimal Integer Conversion Tables	75

TABLES

1.	Effective Address Computation	11
2.	Device Orders	41
3.	Status Bytes Definition	42




Figure 1. MICRO 821 Computer With Systems Panel




Figure 2. MICRO 1600/21 Computer With Systems Panel

SYSTEM DESIGN FEATURES

The MICRO 1600/21 and MICRO 821 are high-speed microprogrammed general-purpose computers which provide a comprehensive instruction repertoire and powerful input/output facilities.

The two computers are directly program compatible, with the major difference being that the MICRO 1600/21 features about a 10 percent faster execution time than the MICRO 821.

System architecture of both computers is byte-oriented, allowing precision operations and character manipulation to be highly efficient in speed and memory utilization.

Superior price/performance of the MICRO 821 and 1600/21 in terms of efficient core utilization and high throughput is achieved through the availability of powerful macro instructions. Both systems use TTL monolithic integrated circuits, including a large number of medium and large-scale integration types. The use of read-only memories for control greatly reduces the number of circuits that otherwise would be required to provide comparable functions.

Modular design of core memory, read-only memory, processor options and input/output elements permits inexpensive system expansion within the compact basic enclosure.

Basic models of the MICRO 800 and 1600 series of computers differ mainly in mechanical configuration (see Figures 1 and 2).

The MICRO 800 features flexibility, functional modularity and system-oriented packaging which make it ideally suited for dedicated volume applications and permit the computer to be expanded or reduced to the exact configuration needed for any application.

The MICRO 1600 family is the newest and most advanced Microdata product, designed as a companion line to the MICRO 800 and featuring improvements in speed and function. Both the 1600 and 800 are functionally compatible, enabling established MICRO 800 users to use the 1600 directly without redevelopment of firmware, software or system peripherals or interfaces. However, new and revised firmware can achieve significant performance improvements in the MICRO 1600 at both the micro and macro levels of programming.

GENERAL CHARACTERISTICS

The features and characteristics of the MICRO 1600/21 and MICRO 821 include:

- Variable precision operations
- Character/string manipulation

- Stack processing
- Memory addressing to 32,768 bytes
 - 4096 and 8192 byte plug-in memory modules
 - 32,768 bytes of memory in basic enclosure
 - 1 microsecond memory cycle time (1.1 microseconds for the 821)
- Six operational registers
 - Accumulator (A) – 16 bits
 - Auxiliary accumulator (B) – 16 bits
 - Index register (X) – 16 bits
 - Program counter (P) – 15 bits
 - Overflow (O) – 1 bit
 - Word length control (W) – 2 bits
- Extensive, powerful instruction set including 107 individual operations:
 - Control (16)
 - Multi-bit arithmetic and logical shifts (12)
 - Conditional jumps (17)
 - Input/Output (6)
 - Inter-register (19)
 - Stack control (8)
 - Character/string manipulation (5)
 - Multiply/Divide (2)
 - Decimal arithmetic (add and subtract instructions) (2)
 - Memory reference including jump, compare and variable word length operations (20)
- Eight operand addressing modes including:
 - Direct to page 0 (first 256 bytes)
 - Direct relative to P (± 128 bytes)

Indirect to page 0 (first 256 bytes)

Indirect relative to P (± 128 bytes)

Indexed (to 32,768 bytes)

Indexed with bias (to 32,768 bytes)

Extended address (to 32,768 bytes)

Literal

- Multi-precision 1, 2, 3, or 4-byte load, store, and arithmetic operations
- Flexible I/O facilities including:

Programmed transfers to/from A register, B register and memory

Concurrent buffered I/O

Direct memory access

- Expandable priority interrupt system
- Processor options including:

Real-time clock

Power-fail detect and automatic restart (standard on 1600/21)

- Built-in bootstrap loader in non-volatile read-only memory
- Standard supplied software including:

loaders

teletype debug and operating system

two-pass assembler

text editor

diagnostics

- TTL integrated circuitry
- Power: 115/230 vac, 50-60 cycle, 380 watts
- Environment: 0-50° C

SYSTEM ORGANIZATION

Basic elements of both computers include the operational registers, core memory, interrupt system, input/output system, and control console. A group of processor options is also available to meet a broad range of special system requirements.

REGISTERS

Both computers contain six operational registers which are accessible to the programmer. These operational registers occupy nine of the 16 file registers in the basic microprogrammable hardware; the remaining seven file registers are used for internal operation and are not accessible to the programmer. The assignment of the file registers is given in Appendix A.

A Register

The 16-bit A register is the accumulator with which most operations are performed. The A register holds the upper portion of 24- or 32-bit data words and all of 8- and 16-bit data words. The A register may be shifted by itself or in conjunction with the B register.

B Register

The 16-bit B register is the auxiliary accumulator and is used mainly as an extension of the accumulator to hold the lower 16 bits of 24- and 32-bit data. The B register may be shifted by itself or in conjunction with the A register.

X Register

The 16-bit X register is an index register used in address modification. It can communicate directly with memory, be operated on arithmetically, and compared with the A register.

P Register

The 15-bit P register is the program counter which holds the address of next memory instruction to be executed.

W Register

The 2-bit W register holds the word length mode. It is loaded by a control instruction and sets the byte length of the operand for all variable word length instructions.

O Register

The one-bit O register holds the overflow flag. The overflow is set by arithmetic instructions when an overflow occurs, or by execution of a Control instruction. It may be reset by execution of a Control instruction or by a Conditional Jump instruction that tests for an overflow condition.

CORE MEMORY

The magnetic core memory is organized into pluggable modules of 4096 or 8192 bytes. The memory is byte addressable. Each byte contains eight information bits.

The core memory may be expanded up to 32,768 bytes (four 8192 byte modules) within the basic enclosure. The memory cycle time is 1 and 1.1 microseconds respectively on the 1600/21 and 821.

The direct memory access (DMA) selector channel option allows for interfacing peripheral devices directly with the memory to provide peak transfer rates of up to 1,000,000 and 909,000 bytes per second respectively.

INTERRUPTS

The priority interrupt system provides for internal processor interrupts, I/O peripheral device interrupts, and groups of individual external interrupts, each with its own unique interrupt memory address and priority assignment.

Internal Interrupts

Internal interrupts include those that are supplied as part of the basic system as well as optional features. The internal interrupts have priority over external interrupts and are listed below in order of their priority, with the lowest listed first.

Console. The standard console interrupt is triggered by a switch on the console, allowing an operator to exert control. This interrupt routine also is used by the trap instruction.

DMA Termination. The DMA termination interrupt occurs when a direct memory access channel has reached a terminal condition and is requesting software attention.

Real-Time Clock. The real-time clock interrupt occurs when a preset clock count in a unique memory location is incremented to zero. The clock count location is automatically advanced at each clock time. The real-time clock interrupt is enabled and disabled under program control.

Power-Fail. The power-fail interrupt provides an interrupt when a loss of primary power is detected. A minimum of one millisecond of computer operation is assured after the interrupt.

Programming Note: The following three instructions must be the first instructions of any power-fail subroutine. This will remove a microprogram set, interrupt lock-out flag from the push-down stack. Failure to remove it would inhibit the recognition of any interrupt following a power restart.

PWR	LDA*	X'8C'	Pick Up ϕ v/w
	ANA=	X'7FFF'	Remove Flag
	STA*	X'8C'	Put Back

Power-Restart. Power-restart interrupt occurs when the power is applied and is up to normal operating levels and the processor placed in the run mode.

External Interrupts

External interrupts may be associated with peripheral devices or may be individual lines not associated with devices on the I/O bus. The device interrupts are used to indicate such conditions as data ready, error and end of operation conditions in the device. These interrupts are enabled by sending a function code to the device controllers. The memory location containing the interrupt routine address is 100_{16} plus twice the device address.

Individual interrupts may be handled by an external interrupt module which provides for arming/disarming individual interrupts and enabling/disabling recognition of interrupts in the group. Standard external interrupt cards containing 8 priority interrupt lines are available. A total of 64 external interrupts can be implemented.


INFORMATION FORMAT

The basic element of information is an 8-bit byte in which the bit positions are numbered from 7 through 0, left to right. Both instructions and data occupy a variable number of bytes for maximum storage efficiency. A word is a 16-bit element of information consisting of two bytes. The accumulator and index register both hold a 16-bit word.


Data Format

Data is variable precision of 8, 16, 24, or 32-bit length. Negative numbers are represented in 2's complement form. The range of magnitude and data format in the A and B registers for the four data lengths is shown as follows:


8 Bits (1 Byte) — Range: $+2^7$.1 to -2^7




16 Bits (2 Bytes) — Range: $+2^{15}$.1 to -2^{15}



24 Bits (3 Bytes) — Range: $+2^{23}$.1 to -2^{23}




32 Bits (4 Bytes) — Range: $+2^{31.1}$ to -2^{31}



Address Word Format

A 16-bit address word contains a 15-bit memory address and an index flag as shown below. The address may be direct or indirect address as dictated by the instruction operation code. The value of the address word is equal to the contents of bits 14-0 and is equal to the contents of bits 14-0 plus the contents of the X register if bit 15 is a 1-bit.



Instruction Format

Instruction formats are one to five bytes, but in all cases the first contains an eight-bit operation code which defines the operation class, the sub-operation code, and any modifiers. Succeeding byte(s) contain such information as:

Single byte absolute or relative address

Double byte address word

Single byte shift count


Single byte I/O function and device address

1, 2, 3, or 4 byte literal data.

OPERAND ADDRESSING MODES

The memory reference instructions defined in the following section each have eight possible modes of addressing an operand in memory. The number of bytes in the instruction format varies with the mode. The additional bytes of the instruction contain addresses, partial addresses, or data (literals).


The basic memory reference instruction is one byte containing two fields as follows:



The 5-bit operation code defines the basic instruction; the 3-bit m field specifies the address mode. Additional bytes contain the address of an operand, an indirect address, a base address, or a literal depending upon the addressing mode. The effective operand address is the memory location specified after all indirect and/or index modifications have been performed.

When an indirect address mode is specified, the location of the indirect address word is the first byte of a two-byte word having the format shown below:

Indirect Address Word Format




Bit 7 of the first byte (x) defines whether or not the indirect address word will be modified by the contents of the index register:

If $x = 0$, the 15-bit number formed by y and z is the effective operand address.

If $x = 1$, the 15-bit number formed by y and z is a base address to which is added the contents of the X register. The result is the effective operand address.


The individual addressing modes and the memory reference instruction format for that mode are defined below.

Direct Page 0 ($m=0$)




The effective operand address is given by the contents of the second byte of the instruction (y) with seven high order zero bits appended. This mode provides direct addressing of operands in the first 256 memory locations.

Direct Relative ($m=1$)




The effective operand address is given by the sum of the contents of the second byte (y) with its high order sign bit (bit 7) extended and the contents of the P register. The contents of the P register at the time the addition is performed is the address of the memory location following y. This mode provides for addressing from 127 locations ahead to 128 locations behind the memory location of the next instruction.

Indirect Page 0 ($m=2$)




An indirect address word is specified by the contents of the second byte (y) of the instruction with seven high order zero bits appended. The 2-byte indirect address word addressed is located in the first 256 memory locations. The effective operand address is given by the contents of the indirect address word if the index flag (bit 15) is a 0-bit, or by the sum of the contents of the indirect address word and the X register if the index flag (bit 15) is a 1-bit.

Indirect Relative (m=3)




A relative indirect address word is specified by the sum of the contents of the second byte (y) with its high order bit (bit 7) extended and the contents of the P register. The contents of the P register at the time the addition is performed is the address of the memory location following y. The effective operand address is given by the contents of indirect address word if the index flag (bit 15) is a 0-bit or by the sum of the contents of the indirect address word and the X register if the index flag (bit 15) is a 1-bit.

Indexed (m=4)




The effective operand address is given by the contents of the X register.

Indexed With Bias (m=5)




The effective operand address is given by the sum of the contents of the X register and the contents of the second byte (y) of the instruction.

Extended Address (m=6)




A 16-bit address word is located in the second and third byte of the instruction. The effective operand address is given by the contents of the address word if the index flag bit in bit 15 is a 0-bit, or by the sum of the contents of the address word and the X register if the index flag is a 1-bit.

Literal (m=7)



The effective operand address is given by the contents of the P register. The operand is located in from 1-4 bytes following the first byte of the instruction, depending upon the operand precision. The P register is incremented for each operand byte accessed. The Jump and Return Jump memory referencing instructions do not have a literal mode.

Jump/Return Jump Indirect Extended Address (m=7)



A 16-bit direct address word is located in the second and third bytes of the instruction. This word addresses an indirect address word located at the address given by the contents of the second and third bytes if bit 15 of the address word is a 0-bit or by the sum of the contents of the second and third bytes and the X register if the index flag bit in bit 15 is a 1-bit.

The effective jump address is given by the contents of the indirect address word if the index flag in bit 15 of the indirect address word is a 0-bit, or by the sum of the contents of the indirect word and the X register if the index flag bit in bit 15 of the indirect address word is a 1-bit.

Table 1. Effective Address Computation

M	Effective Address	Mode
0	y	Direct Page 0
1	y+(P)	Direct Relative
2	(y)	Indirect Page 0
3	(y+(P))	Indirect Relative
4	(X)	Indexed
5	y+(X)	Indexed with Bias
6	x=0: x=1: y,z y,z+(X)	Extended Address Extended Address Indexed
7	(P)	Literal
7	x=0: x=1: (y,z) (y,z+(X))	Indirect Extended Address (Jump and Return Jump only) Indirect Extended Address Indexed (Jump and Return Jump only)


INSTRUCTION REPERTOIRE

This section contains descriptions of all instructions except input/output, described later. With each description is a diagram showing the format of the instruction and its operation code, normally given in hexadecimal. Above each diagram are the mnemonic code and the name of the instruction, followed by a list of the registers and indicators that can be affected by the instruction. The timing of each instruction is given in Appendixes C and D.

CONTROL


The control group of instructions are single byte instructions which provide specific control functions.

HLT **Halt**




The processor, and concurrent I/O are halted. The contents of the P register will be the address of the halt instruction plus one. Depressing the console run or step switches will cause the next instruction to be executed. Interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.

TRP **Trap**




The contents of the P register are stored at the two-byte memory location specified by the two-byte address word at location 8016. Subsequently, the two-byte address word (at 8016) plus two replaces the original contents of the P register. Execution of this instruction is the same as depressing the console interrupt switch. Interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.

Affected: P, Memory.


ESW Enter Sense Switches

The status of the four console sense switches is placed in bits 15-12 of the A register. If the sense switch is on, the corresponding bit in the A register will be set to one. Bits 8-11 of the A register are set to one and bits 0-7 are unaltered.


Affected: A (high order 8 bits)

DIN Disable Interrupt System


All external interrupts are disabled, preventing the processor from recognizing an external interrupt request. Interrupts are saved in the disabled state. Internal interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.

EIN Enable Interrupt System

All external interrupts are enabled, allowing the processor to recognize an external interrupt. Interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.


DRT Disable Real-Time Clock

The updating of the real-time clock memory location and the generation of real-time clock interrupts are inhibited. Interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.

ERT Enable Real-Time Clock

The updating of the real-time clock memory location and the generation of real-time clock interrupts are enabled. Interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.

Reset Overflow and Set Word Length




The Overflow register is reset and the variable precision mode (byte length) is placed in the W register. The four instructions are as follows:

OP Code	Mnemonic	Instructions
08	RO1	– RESET OVERFLOW AND SET WORD LENGTH TO 1
09	RO2	– RESET OVERFLOW AND SET WORD LENGTH TO 2
0A	RO3	– RESET OVERFLOW AND SET WORD LENGTH TO 3
0B	RO4	– RESET OVERFLOW AND SET WORD LENGTH TO 4

Affected: O, W

Set Overflow and Set Word Length




The overflow register is set to one and the variable precision mode (byte length) is placed in the W register. The four instructions are as follows:

OP Code	Mnemonic	Instructions
0C	SO1	– SET OVERFLOW AND SET WORD LENGTH TO 1
0D	SO2	– SET OVERFLOW AND SET WORD LENGTH TO 2
0E	SO3	– SET OVERFLOW AND SET WORD LENGTH TO 3
0F	SO4	– SET OVERFLOW AND SET WORD LENGTH TO 4

Affected: O, W

NOP No Operation



This instruction performs no operation.

Conditional Jumps

OP Code	y
7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

The conditional jump instructions are a two byte format. The first byte provides the operation code which includes the condition being tested (bits 2-0) and whether the jump will be made on the condition being true or false (bit 3). The second byte contains an 8-bit signed value, y, which specifies a jump location relative to P.

If the test condition is met, the sum of the contents of the second byte (y) with its high order bit extended and the current contents of the P register are placed in the P register; otherwise the P register remains unaltered and the next instruction in sequence is accessed. The contents of the P register at the time of addition is the address of the next instruction. The instructions which test the overflow condition also reset the overflow register.

The conditional jump instructions, their operation codes and mnemonics follows:


OP Code	Mnemonic	Instructions
10	JOV	JUMP IF OVERFLOW SET
11	JAZ	JUMP IF A EQUAL TO ZERO
12	JBZ	JUMP IF B EQUAL TO ZERO
13	JXZ	JUMP IF X EQUAL TO ZERO
14	JAN	JUMP IF A NEGATIVE
15	JXN	JUMP IF X NEGATIVE
16	JAB	JUMP IF A EQUALS B
17	JAX	JUMP IF A EQUALS X
18	NOV	JUMP IF OVERFLOW NOT SET
19	NAZ	JUMP IF A NOT EQUAL TO ZERO
1A	NBZ	JUMP IF B NOT EQUAL TO ZERO
1B	NXZ	JUMP IF X NOT EQUAL TO ZERO
1C	NAN	JUMP IF A NOT NEGATIVE
1D	NXN	JUMP IF X NOT NEGATIVE
1E	NAB	JUMP IF A NOT EQUAL TO B
1F	NAX	JUMP IF A NOT EQUAL TO X
5A	JEP	JUMP IF EVEN PARITY (the A Register contains an even number of "1" Bits)

Affected: P, O

SHIFTS

The shift group of instructions provides both arithmetic and logic shifts of A register, B register and A and B registers together. A signed shift count is specified in the second byte of the instructions. The shift count is any positive number from 0 to 127; if negative, a no operation results. A concurrent input/output request is acknowledged between bit shifts of all shift instructions. However, normal interrupts are not recognized until the end of the complete shift instruction. In addition, the response time to an external request should be considered when programming long bit shifts.


LLA Logical Left A



The contents of the A register are shifted n bits to the left. Bits shifted out of A15 are shifted into A0.

Affected: A


LLB Logical Left B



The contents of the B register are shifted n bits to the left. Bits shifted out of B15 are shifted into B0.

Affected: B


LLL Logical Left Long



The contents of the A and B registers are shifted n bits to the left. Bits shifted out of A15 are shifted into B0. Bits shifted out of B15 are shifted into A0.


Affected: A, B

LRA Logical Right A




The contents of the A register are shifted n bits to the right. Zeros are shifted into A15, and bits shifted out of A0 are lost.

Affected: A

LRB Logical Right B


The contents of the B register are shifted n bits to the right. Zeros are shifted into B₁₅, and bits shifted out of B₀ are lost.

Affected: B

LRL Logical Right Long


The contents of the A and B registers are shifted n bits to the right. Zeros are shifted into A₁₅. Bits shifted out of A₀ are shifted into B₁₅, and bits shifted out of B₀ are lost.

Affected: A, B

ALA Arithmetic Left A


The contents of the A register are shifted n bits to the left. Bits shifted out of A₁₅ are lost. Zeros are shifted into A₀.

Affected: A

ALB Arithmetic Left B


The contents of the B register are shifted n bits to the left. Bits shifted out of B₁₅ are lost. Zeros are shifted into B₀.

Affected: B

ALL Arithmetic Left Long


The contents of the A and B register are shifted n bits to the left. Bits shifted out of A15 are lost. Bits shifted out of B15 are shifted into A0. Zeros are shifted into B0.

Affected: A, B

ARA Arithmetic Right A


The contents of the A register are shifted n bits to the right. The sign bit in A15 is copied into vacated high order bits. Bits shifted out of A0 are lost.

Affected: A

ARB Arithmetic Right B

The contents of the B register are shifted n bits to the right. The sign bit in B15 is copied into vacated high order bits. Bits shifted out of B0 are lost.

Affected: B

ARL Arithmetic Right Long

The contents of the A and B registers are shifted n bits to the right. The sign bit in A15 is copied into vacated high order bits. Bits shifted out of A0 are shifted into B15, and bits shifted out of B0 are lost.

Affected: A, B


EXTENDED ARITHMETIC

Decimal numbers are strings of ASCII characters from 1 to 16 digits in length. The decimal digits zero to 9 are represented by the hexadecimal values B0 to B9. Hexadecimal values of A0 (Blank) or 00 will be treated as B0. The rightmost, or units position, digit of the number contains the sign of the number. If this digit is in the range of B0 to B9, the number is positive. When this digit is in the range of D0 to D9, the number is considered to be negative.

When performing decimal arithmetic operations, the B and X registers point to the leftmost, or high-order, digit of each operand. The lower eight bits of the A register contains two four bit values indicating the number of digits to the right that each operand extends. Bits 7-4 contain the field length for the B register and bits 3-0 contain the field length for the X register. The memory address, formed by the sum of a register and its initial field length, points to the units position of that operand. During decimal arithmetic operations, bit 15 of the B register is set to zero. This should be of no concern, since all valid memory addresses would have this bit set to zero anyway.


When the operation is an add, with signs opposite, or a subtract, with signs alike, and a carryout of the high-order digit does not occur, the result is not in true form. This initiates a recomplement cycle to tens complement the sum or difference.

DAD Decimal Add




The variable length operand at the memory location given by the contents of the B register (ADDEND), is added decimal by digit (bytes) to the variable length operand at the memory location given by the contents of the X register (AUGEND) and the sum replaces the augend. If the addend is shorter than the augend, high-order zero digits are supplied. When the addend is longer than the augend, the sum will be correct if the extra high-order addend digits are zero. If the magnitude of the sum exceeds the field length to contain it, the overflow register will be set, otherwise it will be reset. The sign of the result is determined by the rules of algebra and is attached to the units position of the sum. A zero sum is always positive. When a high-order digit is lost because of an overflow, a zero result has the sign of the correct sum. After the operation, the content of the A register will be set to minus one, zero, or plus 255 to indicate the condition of the result as negative, zero, or positive. Interrupts and concurrent I/O requests may be serviced during the execution of this instruction.

Affected: A, O, Memory

DSB Decimal Subtract


The variable length operand at the memory location given by the contents of the B register (SUBTRAHEND), is subtracted decimal by digit (byte) from the variable length operand at the memory location given by the contents of the X register (MINUEND) and the difference replaces the minuend. If the subtrahend is shorter than the minuend, high-order zero digits are supplied. When the subtrahend is longer than the minuend, the difference will be correct if the extra high-order subtrahend digits are zero. If the magnitude of the difference exceeds the field length to contain it, the overflow register will be set, otherwise it will be reset. The sign of the result is determined by the rules of algebra and is attached to the units position of the difference. A zero difference is always positive. When a high-order digit is lost because of an overflow, a zero result has the sign of the correct difference. After the operation, the content of the A register will be set to minus one, zero, or plus 255 to indicate the condition of the result as negative, zero, or positive. Interrupts and concurrent I/O requests may be serviced during the execution of this instruction.

Affected: A, O, Memory

MUL Multiply (Binary)

The two-byte operand located at the effective memory address is multiplied by the contents of the A register and the product is placed in the A-B register. The multiply is an integer type and the 30 bit resultant magnitude occupies the 30 low order bits of A-B register and a double sign bit occupies the two high order bits. A concurrent I/O request can be serviced during the instruction execution.

Affected: A, B

DIV Divide (Binary)


The contents of the A-B register is divided by the two byte operand located at the effective memory address. The signed quotient is placed in the B register and the signed remainder is placed in the A register. The remainder will have the same sign as the original dividend unless the remainder is zero. The divide is an integer type operation. If the relative magnitude of the original contents of the A-B register (dividend) and the operand (divisor) is such that the quotient would be greater than $2^{15}-1$ or less than -2^{15} , the overflow register is set. A concurrent I/O request can be serviced during the instruction execution.

Affected: A, B, O

REGISTER OPERATE

The register operate group of instructions provides for special arithmetic and logical operations on individual registers and between registers.


ORA OR B With A



The logical inclusive-OR of the contents of the A register and the contents of the B register are placed in the A register.

Affected: A


XRA Exclusive-OR B With A



The logical exclusive-OR of the contents of the A register and the contents of the B register are placed in the A register.

Affected: A


ORB OR A With B



The logical inclusive-OR of the contents of the A register and the contents of the B register are placed in the B register.


Affected: B

XRB Exclusive-OR A With B




The logical exclusive-OR of the contents of the A register and the contents of the B register are placed in the B register.

Affected: B

INX Increment X


The contents of the X register plus one replaces the contents of the X register. If the result is greater than $2^{15}-1$, the overflow register is set.

Affected: X, O

DCX Decrement X


The contents of the X register minus one replaces the contents of the X register. If the result is less than -2^{15} , the overflow register is set.

Affected: X, O

AWX Add Word Length to X

The contents of the W register plus one is added to the contents of the X register and the sum is placed in the X register. If the sum is greater than $2^{15}-1$, the overflow register is set.


Affected: X, O

SWX Subtract Word Length from X

The contents of the W register plus one is subtracted from the contents of the X register and the difference is placed in the X register. If the difference is less than -2^{15} , the overflow register is set.

Affected: X, O


INA Increment A



The contents of the A register plus one replaces the contents of the A register. If the sum is greater than 215-1, the overflow register is set.

Affected: A, O


INB Increment B



The contents of the B register plus one replaces the contents of the B register. If the sum is greater than 215-1, the overflow register is set.

Affected: B, O


OCA One's Complement A



The one's complement of the contents of the A register replaces the contents of the A register.

Affected: A


OCB One's Complement B



The one's complement of the contents of the B register replaces the contents of the B register.

Affected: B


TAX Transfer A to X



The contents of the A register are placed in the X register.

Affected: X


TBX Transfer B to X



The contents of the B register are placed in the X register.

Affected: X


TXA Transfer X to A



The contents of the X register are placed in the A register.

Affected: A


TXB Transfer X to B



The contents of the X register are placed in the B register.

Affected: B

MST Multiply Step




If the low order bit of the B register is a 1-bit, the 16-bit literal contained in the second and third bytes of the instruction is added to the contents of the A register and the contents of the A and B registers are shifted one bit to the right. If the low order bit of the B register is a 0-bit, the contents of the A and B registers are shifted one bit to the right without the

addition. Bits shifted out of A₀ are shifted into B₁₅. Bits shifted out of B₀ are lost. The sign bit in A₁₅ is copied into the vacated high order bit. Overflow cannot occur on the addition since the result is shifted one bit to the right as the addition takes place.

Affected: A, B


ADX Add to X



The 16-bit literal, contained in the second and third bytes of the instruction is added to contents of the X register. If the result is greater than $2^{15}-1$, or less than -2^{15} , the overflow register is set.

Affected: X, O

EBX Exchange B and X



The contents of the B and X registers are interchanged.

Affected: B, X

STACK CONTROL

The Stack Control group of instructions provides for CPU context switching of all active registers to and from a designated stack. The stacking capability of the MICRO 1600/21 and MICRO 821 is extremely efficient in processing multiple external interrupts and in employing reentrant coding techniques.

Push-Down/Pull-Up Operation


The push-down stack is a reserved area of memory (stack) into which registers are pushed (stored) and from which registers are pulled (loaded) on a last-in, first-out basis. Instructions are provided for pushing and pulling the A, B and X registers individually, or all the registers together. Also all internal and external interrupts except the console, power restart, and stack overflow interrupts cause all operational registers to be pushed into the stack and a jump to be made to the appropriate service routine.

The push-down stack has a maximum size of 255 bytes and is fully contained in any single 256 byte page of memory. Control of the current stack location is performed by a stack pointer word located at memory location 8C16. This pointer, which is the address of the last byte stored or the next byte to be loaded from the top of the stack, is decremented before each byte is pushed into the stack and is incremented after each byte is pulled from the stack. When a register or group of registers is to be pushed into the stack, a check is made to see if the registers can be stored without causing the stack to fill the page. If there is not sufficient storage available, the stack pointer will be unaltered and the system will

perform a return jump to the address contained in the stack overflow pointer located at memory location 8816. There is no error indication if the stack pointer is incremented, (pulled) past the upper limit of the page.

A maximum stack size of 255 bytes may be obtained by initializing the stack pointer equal to the first byte of the page. This will permit stacking to start in location FF16 of that page, since the stack pointer is decremented before storing and arithmetic is performed only on the low order 8-bits of the address. For proper operation, pulling operations should not be performed without previous pushing operations, and over a given period of time, all pushing and pulling must be of equal occurrence.


RTN Return



The O and W, P, B, A, and X registers, in this order, are loaded from the nine bytes at the top of the stack and the stack pointer is incremented by nine. The next instruction is obtained at the address loaded into the P register from the stack.

Affected: P, Stack Pointer, A, B, X, O and W


CAL Call



The X, A, B, P, O and W registers, in this order, are pushed into the stack and the effective address replaces the contents of the P register. The stack pointer is decremented by nine and points to the memory location containing the overflow and word length. Interrupts or concurrent I/O requests cannot be recognized before the execution of the next instruction.

Affected: P, Memory, Stack Pointer


PLX Pull X



The two-byte operand located at the top of the push-down stack is placed in the X register and the stack pointer is incremented by two.

Affected: X, Stack Pointer


PSX Push X



The contents of the X register are stored in memory at the top of the push-down stack and the stack pointer is decremented by two.

Affected: Memory, Stack Pointer


PLA Pull A



The two-byte operand located at the top of the push-down stack is placed in the A register and the stack pointer is incremented by two.

Affected: A, Stack Pointer


PSA Push A



The contents of the A register are stored in memory at the top of the push-down stack and the stack pointer is decremented by two.


Affected: Memory, Stack Pointer

PLB Pull B



The two byte operand located at the top of the push-down stack is placed in the B register and the stack pointer is incremented by two.

Affected: B, Stack Pointer


PSB Push B

The contents of the B register are stored in memory at the top of the push-down stack and the stack pointer is decremented by two.

Affected: Memory, Stack Pointer

CHARACTER/STRING MANIPULATION


The character/string manipulation group of instructions provide the capability to process both individual characters and strings of characters in a manner compatible to common Input-Output operations and communications processing.

CLC Compare Logical

The byte operand located at the memory location given by the contents of the X register is compared with the byte operand given by the contents of the A register and then the contents of the A and X registers are incremented by one. If the two operands were equal and the modified contents of the X register is less than or equal to the contents of the B register the instruction is executed again. If the operand given by the contents of the X register was less than the operand given by the contents of the A register, the following two byte instruction is executed. If the two operands were equal and the modified contents of the X register was greater than the contents of the B register, the next two bytes are skipped and the following two byte instruction is executed. If the operand given by the contents of the X register was greater than the operand given by the contents of the A register, the next four bytes are skipped. Comparison is binary on any 8-bit value and proceeds from left to right. Interrupts and concurrent I/O requests may be serviced after each byte is compared.

Affected: A, X, P

Programming Note: The repeated execution of this instruction compares a string of characters starting with the address contained in the X register and ending with the address contained in the B register, to the string of characters starting with the address contained in the A register and indicating a less than, equal to, or greater than result.

MOV Move


The byte operand located at the memory location given by the contents of the X register is stored at the memory location given by the contents of the A register and then the contents

of the A and X registers are incremented by one. If the modified contents of the X register is less than or equal to the contents of the B register, the instruction is executed again; otherwise, the following instruction is executed next. Interrupts and concurrent I/O requests may be serviced after each byte has been moved.

Affected: A, X, Memory

Programming Note: The repeated execution of this instruction causes the block of memory starting with the address contained in the X register and ending with the address contained in the B register to be moved to the memory area starting with the address contained in the A register.

GCC Generate Cyclic Code




The byte operand located at the memory location given by the contents of the X register is entered into the 16-bit cyclic code contained in the A register and the contents of the X register is incremented by one. The polynomial used for the cyclic code is $X^{16} + X^{15} + X^2 + 1$. If the modified contents of the X register are less than or equal to the contents of the B register, the instruction is executed again; otherwise, the next instruction is executed. Interrupts and concurrent I/O requests may be serviced after each byte is processed.

Affected: A, X

Programming Note: This instruction is used to encode a block of eight bit characters starting with the address contained in the X register and ending with the address contained in the B register. This type of cyclic redundancy code (CRC) is used with the IBM Binary Synchronous Communication System (BSC), and assumes that each byte is transmitted low order bit first. Since the sixteen bit CRC, which is accumulated in the A register, will be transmitted as two bytes, the A register must be rotated eight-bits before attaching it to a message.

SCH Search




The byte operand located at the memory location given by the contents of the X register is compared with the Search key in a control list whose address is given by the contents of the A register. The control list contains one or more Search key bytes, each of which is followed by a two byte jump address. The list is terminated with a zero value Search key and jump address. If the operand is equal to one of the Search keys, the associated jump address from the control list replaces the contents of the P register. If the operand is not equal to any of the Search keys in the control list, the contents of the X register is incremented by one. If the modified contents of the X register is less than or equal to the contents of the B register, the instruction is executed again; otherwise, the following instruction is executed next.


Interrupts or concurrent I/O requests will not be serviced until a match is found and the jump is performed, or until the complete control list is checked and the instruction is re-executed.

Affected: P, X

Programming Note: The repeated execution of the instruction compares the bytes in the block of memory starting with the address contained in the X register and ending with the address contained in the B register with the Search keys in a control list. When a match is found, a jump is made to the address contained in the word following the matched byte in the control list. When the jump is made, the X register contains the address of the byte in the data list which compared with the byte in the control list.




SCH Search Not



When the control list address contained in the A register has its index bit set to one, the byte operands in the data list are only compared with the first search key in the control list and a jump is made only when a match is not found. Following each successful match, the X register is incremented by one. If the modified contents of the X register is less than or equal to the contents of the B register, the instruction is executed again; otherwise, the following instruction is executed next. Interrupts and concurrent I/O requests may be serviced after each successful match before the instruction is re-executed, or after an unsuccessful match and the jump is performed.

Affected: P, X

GAP Generate ASCII Parity

The byte operand located at the memory location given by the contents of the X register is given a high order parity bit which makes an odd number 1-bits in the byte, and the modified operand is exclusive-ORed with the low order eight bits of the A register. Subsequently, the contents of the X register are incremented and if the modified contents are less than or equal to the contents of the B register, the instruction is executed again; otherwise, the next instruction is executed. Interrupts and concurrent I/O requests may be serviced after each byte is processed.

Affected: A (low order 8 bits), Memory

Programming Note: The repeated execution of this instruction will generate and attach an odd parity bit (VRC) for each character and will generate a block longitudinal parity (LRC) for all the characters starting with the address contained in the X register and ending with the address contained in the B register.

MEMORY REFERENCE


The 20 instructions of the memory reference group obtain their operands from memory. The operand memory location is addressed by one of eight modes as explained in Section 2. The number of bytes required for the instruction depends on the addressing mode and, for the literal mode, the length of the operand.

In the following instruction descriptions, only the first byte of the instruction which contains the basic operation code and the addressing mode is shown. The two-digit hexadecimal code given is for an operand addressing mode of 0 ($m=0$). For another addressing mode, the value of m must be added to the low order digit; i.e., for the Jump instruction, the code is:

$$(60_{16} + m).$$


For example, if the addressing mode is indirect to page 0 ($m = 2$), the hexadecimal value of the operation code is:

$$60_{16} + 2 = 62_{16}.$$

JMP Jump


The effective address replaces the contents of the P register causing the next instruction to be accessed at that location. Interrupts or concurrent I/O requests are not recognized before the execution of the next instruction.

Affected: P

RTJ Return Jump


The current contents of the P register are stored in memory at the two-byte location specified by the effective address, and the effective address plus two replaces the original contents of the P register causing the next instruction to be accessed at that location. Interrupts or concurrent I/O requests are not recognized before the execution of the next instruction.

Affected: P, Memory

IWM Increment Word in Memory


The two-byte word in memory at the location specified by the effective address is incremented by one. If the result is greater than $2^{15}-1$, the overflow register is set.

Affected: O, Memory

DWM Decrement Word in Memory

The two-byte word in memory at the location specified by the effective address is decremented by one. If the result is less than -2^{15} the overflow register is set.


Affected: O, Memory

LDX Load X

The two-byte operand located at the effective memory location replaces the contents of the X register.

Affected: X


STX Store X



The contents of the X register are stored in memory at the two-byte location specified by the effective address.

Affected: Memory


LDB Load B



The two-byte operand located at the effective memory location replaces the contents of the B register.

Affected: B


STB Store B



The contents of the B register are stored in memory at the two-byte location specified by the effective address.


Affected: Memory

ADA Add to A




The two-byte operand located at the effective memory location is added to the contents of the A register and the sum is placed in the A register. If the sum is greater than $2^{15}-1$, or less than -2^{15} , the overflow register is set.

Affected: A, O

ADV Add Variable


The variable length operand located at the effective memory location is added to the contents of the A or A-B register and the sum is placed in the A or A-B register. If the magnitude of the sum is greater than can be contained in A or A-B for the specified word length, the overflow register is set.

Affected: A, B, O

SBA Subtract from A


The two-byte operand located at the effective memory location is subtracted from the contents of the A register and the result is placed in the A register. If the result is greater than $2^{15}-1$, or less than -2^{15} , the overflow register is set.

Affected: A, O

SBV Subtract Variable

The variable length operand located at the effective memory location is subtracted from the contents of the A or A-B register and the result is placed in the A or A-B register. If the magnitude of the difference is greater than can be contained in A or A-B for the specified word length, the overflow register is set.


Afected: A, B, O

CPA Compare A (Less Than, Equal To, Greater Than)

The contents of the A register is compared with the two-byte operand at the effective memory location and the result determines the address of the next instruction to be executed. If the contents of the A register is less than the operand, the following two byte instruction is executed. If the contents of the A register is equal to the operand, the next two bytes are skipped and the following two byte instruction is executed. If the contents of the A register is greater than the operand the next four bytes are skipped.

Affected: P


CPV Compare Variable (Less Than, Equal To, Greater Than)



The contents of the A or A-B register is compared with the operand at the effective memory location and the result determines the address of the next instruction to be executed. If the contents of the A or A-B register is less than the operand, the following two byte instruction is executed next. If the contents of the A or A-B register is equal to the operand, the next two bytes are skipped and the following two byte instruction is executed. If the contents of the A or A-B register is greater than the operand, the next four bytes are skipped.

Affected: P


ANA AND



The two-byte operand located at the effective memory locations is logically ANDed with the contents of the A register and the result is placed in the A register.

Affected: A


ANV AND Variable



The variable length operand located at the effective memory location is logically ANDed with the contents of the A or A-B register and the result is placed in the A or A-B register.

Affected: A, B


LDA Load A



The two-byte operand located at the effective memory location replaces the contents of the A register.

Affected: A


LDV Load Variable



The variable length operand located at the effective memory location replaces the contents of the A or A-B register.

Affected: A, B


STA Store A



The contents of the A register are stored in memory at the two-byte location specified by the effective address.

Affected: Memory

STV Store Variable



The contents of the A or A-B register are stored in memory at the effective address.

Affected: Memory

INPUT/OUTPUT OPERATIONS

The MICRO 1600/21 and MICRO 821 provide three types of input/output:

Program-controlled transfer of data bytes via the Byte Input/Output Bus

Buffered concurrent transfer of data bytes via the Byte Input/Output Bus


Direct transfer to memory via the direct memory access (DMA) channel

The Byte I/O Bus provides a path for transfer of data, control, and status between the processor and external peripheral devices. The direct memory access (DMA) channel communicates directly with memory.

BYTE INPUT/OUTPUT INSTRUCTIONS

Byte programmed input/output operations provides transfers of data, control, and status over the Byte I/O channel. This multiplex channel permits intermixed program and concurrent I/O transfers. More than one device on the bus may be operating in a concurrent block transfer mode at the same time. A maximum of 32 devices may normally be addressed on the Byte I/O bus.

The second byte of the instruction is a control byte which provides a three-bit device order and a five-bit device number as follows:



Byte input/output is basically a two phase operation. First, the control byte is placed on the output bus prior to the actual transfer of data. All devices examine the transmitted device number. The device, whose assigned number is the same as contained in the control word, accepts the control byte and performs the input or output of a single byte. When a device order does not require a data transfer, the second byte is disregarded by the device controller.

Device Address

Each device on the Byte I/O bus is assigned a unique five-bit device number. The numbers are assigned by means of selectively placed jumper wires on the printed circuit board of the device controller. The assigned device number is used by the device controller to compare against the device number of the control byte to determine if it is being addressed, and for identifying the device to the processor when requesting an interrupt or concurrent I/O transfer. Device number zero is always assigned to the parallel teletype interface.

Device Orders

The 3-bit device order specifies the type of I/O operation which will be performed. The device order accompanies the device number and is sent prior to each programmed transfer or to start a concurrent transfer.

Standard device orders designate the operations given in Table 2. Order codes 2, 3, 5, 6, and 7 are shown with their standard assignment, but they may be changed, depending on individual interface requirements.

Status Bytes

The eight-bit status byte input as the result of a status order has four bits which are common to all devices and four which are device dependent. This byte is input to the A or B register or to memory by an input instruction with device order 1. The meaning of the status bits is given in Table 3.

INSTRUCTIONS

Three input and three output instructions provide for byte transfers between external devices and the A register, B register, or memory. When the transfer is to or from the A or B registers, only the eight low order bits are used. Interrupts or concurrent I/O requests are not recognized immediately following the execution of all Byte I/O instructions except, input byte to memory.

IBA Input Byte to A

31	f	d
7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

The order code, f, is sent to the device designated by d. An eight-bit data byte is input from the device and placed in the low order bits of A. The eight high order bits of A remain unchanged.

Affected: A (low order 8-bits)

IBB Input Byte to B

32	f	d
7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

The order code, f, is sent to the device designated by d. An eight-bit data byte is input from the device and placed in the eight low order bits of B. The eight high order bits of B remain unchanged.

Affected: B (low order 8-bits)


Table 2. Device Orders

Order Number	Operation	Description
0	Data Transfer	A data byte will be transferred between the addressed device and the processor. Direction of the transfer will depend on whether the instruction is an input or an output.
1	Status/Function	A status byte will be input from the addressed device or a function byte will be output to the addressed device, depending on whether the instruction is an input or an output.
2	Block Input/INT	The addressed device will start a concurrent block input to memory and will generate an external interrupt at the conclusion of the transfer unless the interrupt has been subsequently disarmed. This order should be sent by an output instruction.
3	Arm Interrupt	Permits the addressed device to make an external interrupt request upon the satisfaction of an interrupt condition. This order should be sent by an output instruction.
4	Disconnect	The block transfer in progress by the addressed device is stopped and end of block interrupt will occur unless the interrupt has been disarmed. This order should be sent by an output instruction.
5	Disarm Interrupt	Inhibits the addressed device from making an external interrupt request under any condition. This order should be sent by an output instruction.
6	Block Output/INT	The addressed device will start a concurrent block output from memory and will generate an external interrupt at the conclusion of the transfer unless the interrupt has been subsequently disarmed. This order should be sent by an output instruction.
7	Unassigned	This order, if assigned, may perform any required function as interpreted by the individual interface. If a byte transfer is desired the order may be sent by an input or an output instruction.

Table 3. Status Bytes Definition

Bit Number	Status	Description
0	Ready	This bit is a 1-bit when the external device is in a ready state.
1	Input Flag	This bit is a 1-bit when the external device has a byte ready for input to the computer.
2	Output Flag	This bit is a 1-bit when the external device is ready to receive a byte from the computer.
3	Error	This bit is a 1-bit when an error has occurred during a transfer. Errors may be timing, or device malfunction. This bit is cleared when the status byte is input.
4-7		Device dependent


IBM Input Byte to Memory



The order code, f, is sent to the device designated by d. An eight-bit byte is input from the device and stored in memory at the effective memory address.


Affected: Memory

OBA Output Byte from A



The order code, f, is sent to the device designated by d. The contents of the eight low order bits of A are output to the device. The contents of A remain unchanged.

OBB Output Byte from B



The order code, f, is sent to the device designated by d. The contents of the eight low order bits of B are output to the device. The contents of B remain unchanged.

OBM Output Byte from Memory

3 B	f	d	x	y	z
7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

The order code, f, is sent to the device designated by d. The contents of the eight bit byte at the effective memory address are sent to the device. The contents of memory remain unchanged.

CONCURRENT INPUT/OUTPUT

The concurrent I/O allows for block transfers between the external device on the Byte I/O bus and memory, at a maximum rate of 20,000 bytes per second. The transfers are fully automatic, and once started, proceed without program intervention. Concurrent I/O takes priority over instruction execution and forces momentary sequence breaks during executions of long instructions to insure that concurrent I/O delays are not excessive.

Address Control

Concurrent I/O addresses for each external device are controlled by a pair of two-byte address words. These two words are located in memory starting at an address equal to four times the device number. The first word is the current address (CA) and contains the address of the next memory byte to be used for the transfer. The second word is the End Address (EA) and contains the address of the last byte of the block. The first 128 locations in memory are reserved for storing concurrent I/O addresses for control of up to 32 external devices. The four bytes for each device have the following format:

4*DN	0	Current Address	
4*DN+2	0	End Address	

15 0

When the processor detects a request for concurrent I/O, it inputs an externally supplied address (ESA) from the requesting device. This byte must contain a device address in bits 5-1, zeros in bits 0 and 6, and an output flag in bit 7. When bit 7 is a one, it signifies that the device is requesting an output transfer; otherwise an input is performed. The ESA is used by the processor to define the type of concurrent I/O operation requested and to locate the appropriate address control words. The ESA has the following format:

I/O	Device Number	0
7	6	5 4 3 2 1 0

Concurrent Operations

Concurrent I/O operations are started by executing byte I/O instructions with the proper device order codes. These codes are given in Table 2. A block transfer can be performed with or without an interrupt at the end of the transfer. After a concurrent I/O operation is initiated by a processor instruction, byte transfers proceed automatically until the last byte of the block is transferred. Following each transfer, the processor increments the current

address. When the current address (CA) is greater than the end address, the processor automatically sends a disconnect order code to the device. This order code causes the concurrent I/O operation to cease and a device interrupt to be generated, unless it was previously disabled.

EXTERNAL INTERRUPTS

External interrupts originate with device controllers or interrupt modules on the Byte I/O bus. An interrupt module provides control of eight external interrupt signals. Device controllers may also generate interrupts to signify individual data transfers, end of operation, or error conditions.

The external interrupt system contains a single interrupt line, a priority line, and a select line. A device may initiate an interrupt request only if priority has been received from higher level interrupts on the priority chain. Devices not requiring interrupt service will propagate priority to the next device in line.

When the processor recognizes the interrupt signal, it enables the select line for the interrupt system. Each device in order will interrogate the select line and, if not requesting, will propagate this signal to the next device in line. Once the select signal has been propagated by a device, it will be locked out from acknowledging this signal until the select is removed. When the select signal is received by the requesting device, it will input its address on the data in bus. This ESA address may be six bits, (bits 6-1) since interrupt modules may take on interrupt addresses in the range of 32 to 63. The ESA address is used to locate the interrupt subroutine address located in memory starting at location 10016. The processor reads this subroutine address and performs a call to the specified address. This entails storing all the operational registers into the push down stack and performing a jump to the subroutine address. Interrupts or concurrent I/O requests cannot be recognized before the execution of the instruction located at the subroutine address.

MICRO 1600/21 OPERATOR CONTROLS

Basic and system consoles, differing in number of displays and controls, are available with the MICRO 1600/21 computer. Choice of console can be based on the user's needs to meet control and display capability required for specific applications, and he can tailor the cost accordingly.

All console panels are pluggable and fully interchangeable without modification to the computer.

An optional parallel Teletype controller, physically contained within the control consoles, may be specified.

SYSTEM CONSOLE

The system console (Figure 3) provides control plus a selectable display of all hardware registers in the machine including the files. It is designed for maintenance operations and for installations where system development and firmware checkout is being performed.




Figure 3. MICRO 1600/21 System Console

DISPLAYS

Data Display

Illuminated lamps (16 on system console), display the output of the A Bus, Memory Address, R Register input and the "L" counter from the processor.

Run Lamp

Run lamp is illuminated when processor is in run mode.

Halt Lamp

Halt lamp is illuminated when processor is in halt mode. Instruction step, clock step, reset switches, and data display are active only in this mode.

Display Selector (D, M, C, L)

Display selection includes: four alternate action switches which select the file registers or the other hardware registers (when the processor is in the halt mode) as follows:

D – A Bus Data (8 bits)

M – Memory Address (16 bits)

C – Control Memory Output (16 bits)

L – Microprogram location counter (15 bits)

SWITCHES

Sense Switches (4)

Four alternate action switches which can be entered and tested by microcommand, permitting implementation of various conditional sense switch macro instructions.

Address Stop: The 16th switch enables an address stop mode if L is selected on the display switch. The lower 15 command switches are used to select the address stop location. This facility provides a console breakpoint operation for the microprogram and is useful for troubleshooting and firmware debugging.

Address Sync: A sync jack is mounted on the rear of the front panel for maintenance purposes. If "L" is selected on the display switches and the 16th command switch is not depressed, a sync will occur for the address set by the lower 15 command switches.

Command Switches (16)

Sixteen alternate action switches which provide manual input of microcommand word for execution. Switches are enabled only when the panel select switch is in the down position.

Run Switch

Momentary contact switch places processor in run mode.

Halt/Step Switch

Momentary contact switch places processor in the halt mode from the run mode. In the halt mode, depressing the switch causes execution of a single macro instruction step from core memory.

Clock Step Switch

Momentary contact switch which executes a single micro clock step in the halt mode.

Master Reset Switch

Three-position switch: up lock, down momentary contact. Sets the processor to the halt mode from the run mode, clears the microprogram location counter (L), overflow indicator, and all internal status flags. Also generates a master reset signal over the I/O bus. Placing switch in the up position before turning power off will provide a memory data save function.

Interrupt Switch

Momentary contact switch which generates micro level interrupt.

Panel Select Switch

Used primarily for maintenance purposes, the alternate action switch selects the microprogram control store as microcommand source in the up position. When the switch is in the down position, microcommands are executed from the 16 console command switches.

Power On/Off/Lock

A three-position key lock switch applies dc power to the system. A Master Reset is generated and the halt lamp will be illuminated when power is first applied. The lock position inhibits panel control switches except sense switches but leaves power applied to the system.

BASIC CONSOLE

The basic console provides a minimal control facility. The control switches (run, halt/step, clock step, reset, and interrupt) permit a basic ability to sequence the machine.

MICRO 821 OPERATOR CONTROLS

CONSOLES

Two control consoles are available: system console and basic console. These consoles differ in their number of displays and controls. This range of consoles permits the user to tailor the cost to meet the control and display capability required for a particular application. The systems control console is shown in Figure 4.

System Console

The system console provides complete control and display facilities. It is primarily used for maintenance, system and firmware checkout. This console provides for display of the registers in addition to the functions of the operator console. The features include:

Run and halt indicators

Display of A-bus

Display of M, N, and L registers

Display of output of read-only memory

Four sense switches

Six control switches including:

- Run
- Step
- Interrupt
- Clock
- Reset
- Save

Manual Command execution

Power on/off




Figure 4. MICRO 821 System Console

Basic Console

The basic console provides minimal control capability and is designed for dedicated system applications where operator control is not required. The features include:

Run and halt indicators

Four sense switches

Six control switches including:

- Run
- Step
- Interrupt
- Clock
- Reset
- Save

Power on/off

DISPLAYS

Run Lamp

The run lamp is illuminated when the processor is running.

Halt Lamp

The halt lamp is illuminated when the power is on and the process is not running.

Data Display

On the operator console, eight lamps display the data which is on the A bus of the processor. When the processor is halted, the contents of a file register or the T register can be displayed by setting the proper command in the command switches and enabling the switches by placing the select switch in the panel position. The hexadecimal commands used for display are:

File Register f	- Cf00
T Register	- B020
Link Register	- B080

On the system console, a set of display selector switches select the data to be displayed on a set of 10 lamps. (See Data Selector Switches).

SWITCHES

Display Selector

These seven interlocked switches select the register or bus to be displayed on the system console. The displays which can be selected are: L register, M register, N register, eight high order bits of the read-only-storage output, eight low order bits of the read-only-storage and the A-bus. When the machine is halted, the output of the read-only-storage is the same as the contents of the R register, and is the next command to be executed.

Command

These 16 alternate action switches are substituted for the read only storage on the system and operator consoles when the select switch is in the panel position. Depressing the clock switch causes the command set on the switches to be executed. The command may also be executed repeatedly by depressing the run switch. These switches are used to gate registers to the A bus display and for entering data into the file and registers.

Select

This alternate action switch selects the console panel command switches (panel) or the read only memory (ROM) as the command to be executed next. This switch is not available on the basic console.

Sense

The four alternate action sense switches are available on all consoles. The state of these switches may be transferred to the A register by the enter sense switch instruction to provide manual control over program execution.

Run

This momentary contact switch places the processor in the run mode causing it to run.

Step

This momentary contact switch causes the execution of one Micro 821 instruction and also halts the machine at the end of the current instruction execution, if it is running. If the instruction executed will not permit recognition of interrupts following it, at least one more instruction will be executed.

Interrupt

This momentary contact switch places the processor in the run mode and causes a console interrupt.

Clock

This momentary contact switch causes the processor to execute a single microcommand. If the processor is running at the time the switch is depressed, the processor will come to a forced halt following the current microcommand execution.

Reset

This momentary contact switch instantly halts the processor and clears the L register, I/O control register and other control flip-flops. The reset is made available to I/O devices. Since the current microcommand execution will not be completed, the computer should not be stopped by this switch. Starting the computer after a reset causes it to start instruction execution at memory location 0.

Save

This alternate action switch is the same as the reset switch but can be set on providing a continuous reset. If this switch is on at the time the power is turned on or off, the contents of the memory will not be lost or altered. This switch need not be used when proper power fail/restart software is resident in core memory.

APPENDIX A. FILE REGISTER ASSIGNMENTS

The 16 file registers of the MICRO 800 and 1600 are used for temporary storage and for the operational registers of the MICRO 821 and MICRO 1600/21 as shown below:

File Register	Use
0	Condition Flags
1	Instruction Register
2	Lower Byte of X Register
3	Upper Byte of X Register
4	Lower Byte of A Register
5	Upper Byte of A Register
6	Lower Byte of B Register
7	Upper Byte of B Register
8	Lower Byte of P Register
9	Upper Byte of P Register
A (Bit 1-0)	W Register
A (Bit 2)	O Register
B	Temporary Storage
C	Temporary Storage
D	Temporary Storage
E	Lower Byte of Operand Address
F	Upper Byte of Operand Address

Note: The MICRO 1600 has a secondary bank of file registers which are unused in the implementation of the MICRO 1600/21.

APPENDIX B. DEDICATED MEMORY

Hex Address	Assignment
000-001	Device 0 CA
002-003	Device 0 EA
004-005	Device 1 CA
006-007	Device 1 EA
058	DMA Channel 1 Status
059	DMA Channel 2 Status
060-061	DMA Channel 1, Buffer 1 SA
062-063	DMA Channel 1, Buffer 1 EA
06C-06D	DMA Channel 1, Buffer 4 SA
06E-06F	DMA Channel 1, Buffer 4 EA
070-071	DMA Channel 2, Buffer 1 SA
072-073	DMA Channel 2, Buffer 1 EA
07C-07D	DMA Channel 2, Buffer 4 SA or, Device 31 CA
07E-07F	DMA Channel 2, Buffer 4 EA or, Device 31 EA
080-081	Console Interrupt
082-083	DMA Channel Interrupt
084-085	Real-Time Clock Counter
086-087	Real-Time Clock Interrupt
088-089	Stack Overflow Interrupt
08A-08B	Memory Parity Interrupt
08C-08D	Push Down Stack Pointer
08E-08F	Power Fail Interrupt
090-091	Power Restart Interrupt
092	DMA Umbrella Cell

Hex Address	Assignment
097	Undedicated Page 0
OFF	
100-101	Device 0 Interrupt
102-103	Device 1 Interrupt
13E-13F	Device 31 Interrupt
140-141	External Interrupt 32
142-143	External Interrupt 33
17E-17F	External Interrupt 63

APPENDIX C. MICRO 1600/21 EXECUTION TIMES

Hex	Mnemonic	Time (micro- seconds)	Additions or Conditions
0 0	HLT	5.2	
0 1	TRP	15.4	Includes Return Jump
0 2	ESW	4.4	
0 4	DIN	4.4	
0 5	EIN	4.4	
0 6	DRT	4.4	
0 7	ERT	4.0	
0 8	RO1	4.8	
0 9	RO2	4.8	
0 A	RO3	4.8	
0 B	RO4	4.8	
0 C	SO1	4.8	
0 D	SO2	4.8	
0 E	SO3	4.8	
0 F	SO4	4.8	
1 0	JOV	7.8	Add .2 if displacement negative
	No Jump	6.2	
1 1	JAZ	7.6	Add .2 if displacement negative
	No Jump	6.8	
1 2	JBZ	7.4	Add .2 if displacement negative
	No Jump	6.6	
1 3	JXZ	7.2	Add .2 if displacement negative
	No Jump	6.4	
1 4	JAN	7.6	Add .2 if displacement negative
	No Jump	6.8	
1 5	JXN	7.4	Add .2 if displacement negative
	No Jump	6.6	
1 6	JAB	7.8	Add .2 if displacement negative
	No Jump	7.0	
1 7	JAX	7.6	Add .2 if displacement negative
	No Jump	6.8	
1 8	NOV	7.0	Add .2 if displacement negative
	No Jump	7.0	
1 9	NAZ	7.6	Add .2 if displacement negative
	No Jump	6.8	
1 A	NBZ	7.4	Add .2 if displacement negative
	No Jump	6.6	

Hex	Mnemonic		Time (micro- seconds)	Additions or Conditions
1 B	NXZ	Jump	7.2	Add .2 if displacement negative
		No Jump	6.4	
1 C	NAN	Jump	7.6	Add .2 if displacement negative
		No Jump	6.8	
1 D	NXN	Jump	7.4	Add .2 if displacement negative
		No Jump	6.6	
1 E	NAB	Jump	7.8	Add .20 if displacement negative
		No Jump	7.0	
1 F	NAX	Jump	7.6	Add .20 if displacement negative
		No Jump	6.8	
2 0	LLA		5.8	Add 3.2 for each bit position shifted
2 1	LLB		5.8	Add 3.2 for each bit position shifted
2 2	LLL		5.8	Add 3.4 for each bit position shifted
2 4	LRA		5.8	Add 3.0 for each bit position shifted
2 5	LRB		5.8	Add 3.0 for each bit position shifted
2 6	LRL		5.8	Add 3.6 for each bit position shifted
2 8	ALA		5.8	Add 3.2 for each bit position shifted
2 9	ALB		5.8	Add 3.2 for each bit position shifted
2 A	ALL		5.8	Add 3.4 for each bit position shifted
2 C	ARA		5.8	Add 3.0 for each bit position shifted
2 D	ARB		5.8	Add 3.0 for each bit position shifted
2 E	ARL		5.8	Add 3.6 for each bit position shifted
3 1	IBA		7.6	
3 2	IBB		8.0	
3 3	IBM		13.0	Add 1.2 if indexed
3 4	NOP		4.0	
3 5	CLC		9.6	Per byte, if equal
			10.0	For last byte, if less than
			11.0	For last byte, if equal
			10.8	For last byte, if greater than
3 C	DAD	(Average)	21.0	Units position digit
		(Average)	17.4	Per non-units position digit
		(Average)	17.0	Per digit for re-complementing
		(Average)	20.6	High order digit
				Add 1.2 if result overflows
3 D	DSB	(Average)	21.0	Units position digit
		(Average)	17.4	Per non-units position digit
		(Average)	17.0	Per digit for re-complementing
		(Average)	20.6	High order digit
				Add 1.2 if result overflows

Hex	Mnemonic	Time (micro- seconds)	Additions or Conditions
3 E	MUL (Minimum) (Maximum)	59.8 73.2	Multiplier (A) equals zero Add 1.2 if indexed Multiplier (A) -2 ¹⁵ +1 Add 1.2 if indexed
3 F	DIV (Minimum) (Maximum)	90.0 95.4	No remainder, quotient equal to 2 ⁿ Add 1.2 if indexed Negative dividend, quotient equal to 2 ¹⁵ -2 Add 1.2 if indexed
Concurrent I/O			
	During Multiply	14.4	Add 4.4 if end of block occurs
	During Divide	13.8	Add 4.4 if end of block occurs
3 9	OBA	7.6	
3 A	OB _B	8.4	
3 B	OBM	13.2	Add 1.2 if indexed
4 0	ORA	5.8	
4 1	XRA	5.8	
4 2	ORB	6.0	
4 3	XRB	6.0	
4 4	INX	6.4	Add .60 if result overflows
4 5	DCX	6.4	Add .60 if result overflows
4 6	AWX	6.4	Add .60 if result overflows
4 7	SWX	6.4	Add .60 if result overflows
4 8	INA	6.4	Add .60 if result overflows
4 9	INB	6.4	Add .60 if result overflows
4 A	OCA	6.0	
4 B	OCB	6.0	
4 C	TAX	6.4	
4 D	TBX	6.4	
4 E	TXA	6.6	
4 F	TXB	6.6	
5 0	RTN	29.6	
5 1	CAL	31.4	Add 1.2 if indexed
5 2	PLX	13.8	
5 3	PSX	12.8	
5 4	PLA	13.8	
5 5	PSA	12.8	
5 6	PLB	13.8	
5 7	PSB	12.8	
5 8	MST	8.2	Add .60 if B register is odd
5 9	ADX	8.0	Add .60 if overflow occurs

Hex	Mnemonic		Time (micro- seconds)	Additions or Conditions
5 A	JEP	(Minimum) Jump (A=0) No Jump (A=1)	8.6 7.8	Add .20 if displacement negative
		(Maximum) Jump (A<0) No Jump (A<0)	29.6 28.8	Add .20 if displacement negative
5 B	EBX		6.4	
5 C	MOV		9.2	Per Byte, less .60 for termination
5 D	GCC	(Minimum) (Maximum)	27.0 31.8	Per Byte, less .60 for termination Per Byte, less .60 for termination
5 E	SCH		7.2	General overhead per data byte Add 3.00 for each non-zero, unmatched, key checked Add 4.8 for zero key (no match) Add 4.8 to perform jump (any match) Less .6 for termination (no match)

Example: Two byte data list, three byte control list, data byte two is matched with search key two.

$$(7.2 + (2 \times 3.0) + 4.8) + (7.2 + 3.0 + 4.8) = 33.0$$

5 E	SCH	(Not) Match, No Jump No Match, Jump	11.4 12.0	Per data byte Less .6 for termination (all matched)
5 F	GAP	(Data = 0) (Data <32) (Data <64) (Data <128) (Data <0)	9.8 14.6 15.8 17.0 18.2	Per byte, less .6 for termination Per byte, less .6 for termination

ADDRESSING MODES – Time to be added to memory referencing instructions

Direct Page 0	4.8	
Direct Relative	5.8	Add .6 if displacement negative
Indirect Page 0	7.8	Add 1.2 if post indexed
Indirect Relative	8.8	Add 1.2 if post indexed Add .6 if displacement negative
Indexed	4.8	
Indexed with Bias	5.6	
Extended	6.2	Add 1.2 if indexed
Literal		
Fixed Length	7.4	
Two Byte with A	7.8	
Variable	7.4	
Indirect Jumps	10.4	Add 1.2 if indexed Add 1.2 if post indexed

Hex	Mnemonic	Time (micro- seconds)	Additions or Conditions
MEMORY REFERENCING INSTRUCTION			
6 0	JMP	3.2	
6 8	RTJ	5.8	
7 0	IWM	5.4	Add .6 if result overflows
7 8	DWM	5.4	
8 0	LDX	5.4	
8 8	STX	5.4	
9 0	LDB	5.4	
9 8	STB	5.8	
A 0	ADA	4.8	Add .60 if result overflows
A 8	ADV	6.2	Add .60 if result overflows
	(1 Byte)	5.8	Add .60 if result overflows
	(2 Bytes)	8.6	Add .60 if result overflows
	(3 Bytes)	8.2	Add .60 if result overflows
	(4 Bytes)	5.2	Add .60 if result overflows
B 8	SBV	6.6	Add .60 if result overflows
	(1 Byte)	6.2	Add .60 if result overflows
	(2 Bytes)	9.0	Add .60 if result overflows
	(3 Bytes)	8.6	Add .60 if result overflows
	(4 Bytes)	4.8	Add .80 if A ≥ memory
C 8	CPV	4.8	Add .80 if A ≥ memory
	(1 Byte)	5.6	Add .80 if A,B ≥ memory
	(2 Bytes)	7.2	Add .80 if A,B ≥ memory
	(3 Bytes)	8.2	Add .80 if A,B ≥ memory
D 0	ANA	5.2	
D 8	ANV	6.6	
	(1 Byte)	6.2	
	(2 Bytes)	9.0	
	(3 Bytes)	8.6	
E 0	LDA	5.2	
E 8	LDV	6.6	
	(1 Byte)	6.2	
	(2 Bytes)	9.0	
	(3 Bytes)	8.6	
F 0	STA	4.2	
F 8	STV	3.4	
	(1 Byte)	4.6	
	(2 Bytes)	8.0	
	(3 Bytes)	9.2	

INTERRUPTS

Console Interrupt	13.8	Includes Return Jump
DMA Termination	34.2	Includes Call, Operation
Real Time Clock (Increment)	9.8	Add 27.4 if result is zero, to perform Call, Operation

Hex	Mnemonic	Time (micro- seconds)	Additions or Conditions
	Stack Overflow	12.8	Includes Return Jump
	Memory Parity	34.2	Includes Call, Operation
	Console Halt	6.8	
	Power Fail	33.8	Includes Call, Operation
	Power Restart	10.2	Includes Return Jump
	External Interrupt	32.0	Includes Call, Operation
INPUT OUTPUT			
	Concurrent I/O Between Instructions	15.8	Add 4.4 if end of block occurs
	During Shift	13.0	Add 4.4 if end of block occurs

APPENDIX D. MICRO 821 EXECUTION TIMES

Hex	Mnemonic		Time (micro- seconds)	Additions or Conditions
0 0	HLT		5.72	
0 1	TRP		16.94	Includes Return Jump
0 2	ESW		4.84	
0 4	DIN		4.84	
0 5	E!N		4.84	
0 6	DRT		4.84	
0 7	ERT		4.40	
0 8	R01		5.28	
0 9	R02		5.28	
0 A	R03		5.28	
0 B	R04		5.28	
0 C	S01		5.28	
0 D	S02		5.28	
0 E	S03		5.28	
0 F	S04		5.28	
1 0	JOV	Jump	8.58	Add .22 if displacement negative
		No Jump	6.82	
1 1	JAZ	Jump	8.36	Add .22 if displacement negative
		No Jump	7.48	
1 2	JBZ	Jump	8.14	Add .22 if displacement negative
		No Jump	7.26	
1 3	JXZ	Jump	7.92	Add .22 if displacement negative
		No Jump	7.04	
1 4	JAN	Jump	8.36	Add .22 if displacement negative
		No Jump	7.48	
1 5	JXN	Jump	8.14	Add .22 if displacement negative
		No Jump	7.26	
1 6	JAB	Jump	8.58	Add .22 if displacement negative
		No Jump	7.70	
1 7	JAX	Jump	8.36	Add .22 if displacement negative
		No Jump	7.48	
1 8	NOV	Jump	7.70	Add .22 if displacement negative
		No Jump	7.70	
1 9	NAZ	Jump	8.36	Add .22 if displacement negative
		No Jump	7.48	
1 A	NBZ	Jump	8.14	Add .22 if displacement negative
		No Jump	7.26	
1 B	NXZ	Jump	7.92	Add .22 if displacement negative
		No Jump	7.04	

Hex	Mnemonic		Time (micro- seconds)	Additions or Conditions
1 C	NAN	Jump	8.36	Add .22 if displacement negative
		No Jump	7.48	
1 D	NXN	Jump	8.14	Add .22 if displacement negative
		No Jump	7.26	
1 E	NAB	Jump	8.58	Add .22 if displacement negative
		No Jump	7.70	
1 F	NAX	Jump	8.36	Add .22 if displacement negative
		No Jump	7.48	
2 0	LLA		6.38	Add 3.52 for each bit position shifted
2 1	LLB		6.38	Add 3.52 for each bit position shifted
2 2	LLL		6.38	Add 3.74 for each bit position shifted
2 4	LRA		6.38	Add 3.30 for each bit position shifted
2 5	LRB		6.38	Add 3.30 for each bit position shifted
2 6	LRL		6.38	Add 3.96 for each bit position shifted
2 8	ALA		6.38	Add 3.52 for each bit position shifted
2 9	ALB		6.38	Add 3.52 for each bit position shifted
2 A	ALL		6.38	Add 3.74 for each bit position shifted
2 C	ARA		6.38	Add 3.30 for each bit position shifted
2 D	ARB		6.38	Add 3.30 for each bit position shifted
2 E	ARL		6.38	Add 3.96 for each bit position shifted
3 1	IBA		8.36	
3 2	IBB		8.80	
3 3	IBM		14.30	Add 1.32 if indexed
3 4	NOP		4.40	
3 5	CLC		10.56	Per byte, if equal
			11.00	For last byte, if less than
			12.10	For last byte, if equal
			11.88	For last byte, if greater than
3 C	DAD	(Average)	23.10	Units position digit
		(Average)	19.14	Per non-units position digit
		(Average)	18.70	Per digit for re-complementing
		(Average)	22.66	High order digit
				Add 1.32 if result overflows
3 D	DSB	(Average)	23.10	Units position digit
		(Average)	19.14	Per non-units position digit
		(Average)	18.70	Per digit for re-complementing
		(Average)	22.66	High order digit
				Add 1.32 if result overflows
3 E	MUL	(Minimum)	65.78	Multiplier (A) equals zero
		(Maximum)	80.52	Add 1.32 if indexed
				Multiplier (A) -2 ¹⁵ +1
				Add 1.32 if indexed

Hex	Mnemonic		Time (micro- seconds)	Additions or Conditions
3 F	DIV	(Minimum)	99.00	No remainder, quotient equal to 2^n Add 1.32 if indexed
		(Maximum)	104.94	Negative dividend, quotient equal to $2^{15} - 2$ Add 1.32 if indexed
Concurrent I/O				
		During Multiply	15.84	Add 4.84 if end of block occurs
		During Divide	15.18	Add 4.84 if end of block occurs
3 9	OBA		8.36	
3 A	OBB		9.24	
3 B	OBM		14.52	Add 1.32 if indexed
4 0	ORA		6.38	
4 1	XRA		6.38	
4 2	ORB		6.60	
4 3	XRB		6.60	
4 4	INX		7.04	Add .66 if result overflows
4 5	DCX		7.04	Add .66 if result overflows
4 6	AWX		7.04	Add .66 if result overflows
4 7	SWX		7.04	Add .66 if result overflows
4 8	INA		7.04	Add .66 if result overflows
4 9	INB		7.04	Add .66 if result overflows
4 A	OCA		6.60	
4 B	OCB		6.60	
4 C	TAX		7.04	
4 D	TBX		7.04	
4 E	TXA		7.26	
4 F	TXB		7.26	
5 0	RTN		32.56	
5 1	CAL		34.54	Add 1.32 if indexed
5 2	PLX		15.18	
5 3	PSX		14.08	
5 4	PLA		15.18	
5 5	PSA		14.08	
5 6	PLB		15.18	
5 7	PSB		14.08	
5 8	MST		9.02	Add .66 if B register is odd
5 9	ADX		8.80	Add .66 if overflow occurs
5 A	JEP	(Minimum)		
		Jump (A=0)	9.46	Add .22 if displacement negative
		No Jump (A=1)	8.58	
		(Maximum)		
		Jump (A<0)	32.56	Add .22 if displacement negative
		No Jump (A<0)	31.68	

Hex	Mnemonic	Time (micro- seconds)	Additions or Conditions
5 B	EBX	7.04	
5 C	MOV	10.12	Per Byte, less .66 for termination
5 D	GCC (Minimum)	29.70	Per Byte, less .66 for termination
	(Maximum)	34.98	Per Byte, less .66 for termination
5 E	SCH	7.92	General overhead per data byte Add 3.30 for each non-zero, unmatched, key checked Add 5.28 for zero key (No Match) Add 5.28 to perform jump (Any Match) Less .66 for termination (no match)

Example: Two byte data list, three byte control list, data byte two is matched with search key two. $(7.92 + (2 \times 3.30) + 5.28) + (7.92 + 3.30 + 5.28) = 36.30$

5 E	SCH (Not)		
	Match, No Jump	12.54	Per data byte
	No Match, Jump	13.20	Less .66 for termination (all matched)
5 F	GAP (Data = 0)	10.78	Per byte, less .66 for termination
	(Data <32)	16.06	Per byte, less .66 for termination
	(Data <64)	17.38	Per byte, less .66 for termination
	(Data <128)	18.70	Per byte, less .66 for termination
	(Data <0)	20.02	Per byte, less .66 for termination

ADDRESSING MODES – Time to be added to memory referencing instructions

Direct Page 0	5.28	
Direct Relative	6.38	Add .66 if displacement negative
Indirect Page 0	8.58	Add 1.32 if post indexed
Indirect Relative	9.68	Add 1.32 if post indexed Add .66 if displacement negative
Indexed	5.28	
Indexed with Bias	6.16	
Extended	6.82	Add 1.32 if indexed
Literal		
Fixed Length	8.14	
Two Byte with A	8.58	
Variable	8.14	
Indirect Jumps	11.44	Add 1.32 if indexed Add 1.32 if post indexed

MEMORY REFERENCING INSTRUCTION

6 0	JMP	3.52	
6 8	RTJ	6.38	
7 0	IWM	5.94	Add .66 if result overflows
7 8	DWM	5.94	Add .66 if result overflows

Hex	Mnemonic	Time (micro- seconds)	Additions or Changes
8 0	LDX	5.94	
8 8	STX	5.94	
9 0	LDB	5.94	
9 8	STB	6.38	
A 0	ADA	5.28	
A 8	ADV (1 Byte)	6.82	Add .66 if result overflows
	(2 Bytes)	6.38	Add .66 if result overflows
	(3 Bytes)	9.46	Add .66 if result overflows
	(4 Bytes)	9.02	Add .66 if result overflows
B 0	SBA	5.72	Add .66 if result overflows
B 8	SBV (1 Byte)	7.26	Add .66 if result overflows
	(2 Bytes)	6.82	Add .66 if result overflows
	(3 Bytes)	9.90	Add .66 if result overflows
	(4 Bytes)	9.46	Add .66 if result overflows
C 0	CPA	5.28	Add .88 if A ≥ memory
C 8	CPV (1 Byte)	5.28	Add .88 if A ≥ memory
	(2 Bytes)	6.38	Add .88 if A,B ≥ memory
	(3 Bytes)	7.92	Add .88 if A,B ≥ memory
	(4 Bytes)	9.02	Add .88 if A,B ≥ memory
D 0	ANA	5.72	
D 8	ANV (1 Byte)	7.26	
	(2 Bytes)	6.82	
	(3 Bytes)	9.90	
	(4 Bytes)	9.46	
E 0	LDA	5.72	
E 8	LDV (1 Byte)	7.26	
	(2 Bytes)	6.82	
	(3 Bytes)	9.90	
	(4 Bytes)	9.46	
F 0	STA	4.62	
F 8	STV (1 Byte)	3.74	
	(2 Bytes)	5.06	
	(3 Bytes)	8.80	
	(4 Bytes)	10.12	

INTERRUPTS

Console Interrupt	15.18	Includes Return Jump
DMA Termination	37.62	Includes Call, Operation
Real Time Clock (Increment)	10.78	Add 30.14 if result is zero, to perform Call, perform Call, Operation
Stack Overflow	14.08	Includes Return Jump
Memory Parity	37.62	Includes Call, Operation
Console Halt	7.48	
Power Fail	37.18	Includes Call, Operation
Power Restart	11.22	Includes Return Jump
External Interrupt	35.20	Includes Call, Operation

Hex	Mnemonic	Time (micro- seconds)	Additions or Conditions
INPUT OUTPUT			
	Concurrent I/O		
	Between Instructions	17.38	Add 4.84 if end of block occurs
	During Shift	14.30	Add 4.84 if end of block occurs

APPENDIX E. STANDARD CHARACTER CODES

SYMBOL	ASCII (HEX)	EBCDIC (HEX)	HOLLERITH (029)	HOLLERITH (026)	SYMBOL	ASCII (HEX)	EBCDIC (HEX)	HOLLERITH (029)	HOLLERITH (026)
blank	A0	40	blank		@	C0	7C	8-4	0-8-2
!	A1	5A		11-8-2	A	C1	C1		12-1
"	A2	7F	8-7	0-8-5	B	C2	C2		12-2
#	A3	7B	8-3	0-8-7	C	C3	C3		12-3
\$	A4	5B		11-8-3	D	C4	C4		12-4
%	A5	6C	0-8-4	11-8-7	E	C5	C5		12-5
&	A6	50	12	12-8-7	F	C6	C6		12-6
'	A7	7D	8-5	8-4	G	C7	C7		12-7
(A8	4D	12-8-5	0-8-4	H	C8	C8		12-8
)	A9	5D	11-8-5	12-8-4	I	C9	C9		12-9
*	AA	5C		11-8-4	J	CA	D1		11-1
+	AB	4E	12-8-6	12	K	CB	D2		11-2
,	AC	6B		0-8-3	L	CC	D3		11-3
-	AD	60		11	M	CD	D4		11-4
.	AE	4B		12-8-3	N	CE	D5		11-5
/	AF	61		0-1	O	CF	D6		11-6
0	B0	F0		0	P	D0	D7		11-7
1	B1	F1		1	Q	D1	D8		11-8
2	B2	F2		2	R	D2	D9		11-9
3	B3	F3		3	S	D3	E2		0-2
4	B4	F4		4	T	D4	E3		0-3
5	B5	F5		5	U	D5	E4		0-4
6	B6	F6		6	V	D6	E5		0-5
7	B7	F7		7	W	D7	E6		0-6
8	B8	F8		8	X	D8	E7		0-7
9	B9	F9		9	Y	D9	E8		0-8
:	BA	7A	8-2	8-5	Z	DA	E9		0-9
:	BB	5E		11-8-6	[DB	4F	12-8-7	12-8-5
<	BC	4C	12-8-4	12-8-6	\	DC	4A	12-8-2	0-8-6
=	BD	7E	8-6	8-3]	DD	5F	11-8-7	11-8-5
>	BE	6E	0-8-6	8-6	↑	DE	6D	0-8-5	8-7
?	BF	6F	0-8-7	12-8-2	←	DF	6A	0-8-2	8-2


APPENDIX F. TELETYPE CONTROL AND TRANSMISSION CODES

FUNCTION	ASCII
NULL	80
SOM (Print on)	81
EAO	82
EOM	83
EOT (Print off)	84
WRU	85
RU	86
BELL	87
FEO	88
H.TAB	89
LINE FEED	8A
V.TAB	8B
FORM	8C
CARRIAGE RETURN	8D
SO	8E
SI	8F
DCO	90
X-ON (Reader on)	91
TAPE (Punch on)	92
X-OFF (Reader off)	93
TAPE OFF (Punch off)	94
ERROR	95
SYNC	96
LEM	97
S0	98
S1	99
S2	9A
S3	9B
S4	9C
S5	9D
S6	9E
S7	9F

APPENDIX G. TABLE OF POWERS OF TWO

2^n	n	2^{-n}
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25

Microdata



Microdata Corporation
644 East Young Street
Santa Ana, California 92705
Telephone: (714) 540-6730
TWX: 910-595-1764