# Arithmetic Implemented by MIPS Logical Operations

Shreyass Prem Sankar San Jose State University shreyass.premsankar@sjsu.edu

Abstract—This report outlines the format and implementation of mathematical operations such as addition, subtraction, multiplication, and division. In the report/project, we use MARS IDE which simulates MIPS procedures and use both normal and logical procedures.

#### I. INTRODUCTION (HEADING 1)

With machine code/assembly language, we are able to combine various normal and logical operations in MIPS/MARS to simulate basic mathematical operations such as addition, subtraction, multiplication, and division.

In this project, we aim to simulate a barebones calculator with basic operations by using our MIPS logic operations in machine code. Stated below are the three main objectives/steps of this project:

- 1. Install and setup required software (MARS)
- Simulate basic mathematical operations (addition, subtraction, multiplication, division) with MIPS operations
- 3. Test our coded mathematical operations in MARS

The project report will include instructions on how to setup MARS and explain how to implement the machine code behind each mathematical operation. Finally, the report overviews the test cases provided to ensure that the machine code is void of any errors or bugs and that the output is correct.


## II. MARS INSTALLATION/SETUP

#### A. Installing MARS

Click the link below to go to the webpage install MARS:

https://courses.missouristate.edu/KenVollmar/mars/download.htm. Click the "Download MARS" button and run MARS4\_5.jar using Java once the file has finished downloading.


Also, click the Download Java button as seen at the bottom of the following image if needed. Run the Java file before the MARS file.



#### B. Open Project in MARS

Download CS47Projectl.zip from the link below: <a href="https://sjsu.instructure.com/courses/1474044/files/66532978/download?wrap=1">https://sjsu.instructure.com/courses/1474044/files/66532978/download?wrap=1</a>

After downloading the file, extract all of the files and you should see the following list of files:




- cs47\_common\_macro.asm has common macros needed for the program, do not modify
- 2. CS47\_proj\_alu\_logical.asm implement logical operations for the arithmetic calculator in this file

- CS47\_proj\_alu\_normal.asm the generic implementation of the calculator is done here, able to use add, sub, etc. for your operations in order to compare them and check the outputs of CS47\_proj\_alu\_logical
- 4. cs47\_proj\_macro.asm any macros needed for the program, do not modify
- 5. cs47\_proj\_procs.asm contains the project macros needed for the program, do not modify
- 6. proj-auto-test.asm the testing program used to compare the outputs of CS47\_proj\_alu\_logical.asm and the CS47\_proj\_alu\_normal.asm to see if they match

Open these files in MARS by clicking file in the upper right corner of the MARS application and selecting open from the drop-down menu. After that, a pop-up window will open to navigate to the files and open them on-by-one.

Make sure to have these default settings checked in MARS(under settings drop-down menu):

- 1. Assemble all files in directory
- 2. Initialize program counter to global main if defined



#### III. OPERATION IMPLEMENTATION

For this project, there are two main program files, one(CS47\_proj\_alu\_normal) which is used to check the validity of the results of your implementation of the arithmetic operations with MIPS normal operations. Additionally, we have the bulk of the code, also known as our implementation of the

arithmetic calculations: CS47\_proj\_alu\_logical which uses MIPS logical operations.

#### A. Procedures

#### 1. Addition

In MIPS logical addition, we find the sum of two numbers by using a full adder which is able to determine our carry bit and sum bit. Now the number of times this procedure is done depends on the number of bits, in this case, 32. Once the code has run 32 times, the machine is able to compute the sum of two values, which is in total, 32 bits.

#### 2. Subtraction

In MIPS logical subtraction, we find the sum of two numbers by using a full adder which is able to determine our carry bit and sum bit. Now the number of times this procedure is done depends on the number of bits, in this case, 32. Once the code has run 32 times, the machine is able to compute the sum of two values, which is in total, 32 bits. Very similar to addition, but for subtraction, we negate the second value before adding to the first.

#### 3. Multiplication

In MIPS logical multiplication, we find the product of two numbers: the multiplicand and the multiplier. Unlike addition or subtraction, the product in multiplication is 64 bits long, which requires us to use Hi and Lo to split the upper and lower domains of the final value.

We start of with the least significant bit or LSB of the multiplier and multiply with the multiplicand, which does not give us the whole answer, but just a partial product. We then proceed to shift the multiplier one to the right and the multiplicand one to the left. Then, we multiply the modified values to receive yet another partial product. Finally, we add these two partial products to gain a partial sum, representative of a small part of the entire product. This process occurs 32 times, to end up with a 64-bit-long product.

#### 4. Division

In MIPS logical division, we find a quotient and a remainder using two values: the dividend and the divisor which are both 32-bit-long.

We start the division process with the most significant bit or MSB of the dividend and align it with the divisor. The section of the dividend is compared to the divisor: if the section of the dividend is equal to or greater than the divisor, the section of dividend is subtracted from the divisor with the quotient bit as

one. On the other hand, if the section if the dividend is less than the divisor, no subtraction occurs and the quotient bit is zero. The divisor shifts right one bit and is aligned again with the dividend to compare.

This process occurs 32 times, to end up with a 32-bit quotient and a 32-bit remainder.

## B. Code Implementation

## 1. Utility Macros

The following macros are in the file cs47\_proj\_macro.asm to assist the code implementation of the arithmetic operations.

```
a) extract_nth_bit
.macro extract_nth_bit($regD, $regS, $regT)
srlv $regD, $regS, $regT
and $regD, 1
.end macro
```

What the extract\_nth\_bit macro does is use srlv to take \$regS and shift it by the amount specified in \$regT. After shifting, \$regD is used to store the bit at the point.

#### b) insert\_to\_nth\_bit

```
.macro insert_to_nth_bit($regD, $regS, $regT, $maskReg) #maskReg is empty at beginning
li $maskReg, l
sliv $maskReg, $maskReg, $regS
not $maskReg, $maskReg
and $regD, $regD, $maskReg
sliv $regT, $regT, $regS
or $regD, $regT, $regT
```

What insert\_to\_nth\_bit does is it takes \$regT, inserts it into \$regD and the position specified by \$regS. To start off the procedure, \$maskReg is inverted after it is shifted to the left by the amount specified in \$regS. We then use the *and* operation on \$regD and \$maskReg and store the end result in \$regD, as shown above. Next, we perform a similar operation on \$regT, which is shifted to the left and overwritten. And to complete the procedure/macro, we insert \$regT into \$regD and overwrite \$regD.

We can also look at a more visual representation of this process below:

#### 2. Utility Procedures

The following procedures are in the file cs47\_proj\_alu\_logical.asm.

#### a) twos\_complement

```
twos complement:
        #store
        addi
                 $sp, $sp, -20
                 $fp, 20($sp)
        SW
                 $ra, 16($sp)
        SW
        SW
                 $a0, 12($sp)
                 $a1, 8($sp)
        SW
                 $fp, $sp, 20
        addi
                 $a0, $a0
        not
        la
                 $al, ($zero)
        1i
                 $al, 1
                 add logical
        jal
        #restore
        1 w
                 $fp, 20($sp)
        lw
                 $ra, 16($sp)
                 $a0, 12($sp)
        1 w
        1 w
                 $a1, 8($sp)
        addi
                 $sp, $sp, 20
        jr
                 $ra
```

The twos\_complement procedure takes a value, in this case, \$a0 and converts it into it's twos complement, which is  $\sim$ \$a0 + 1. We start the procedure with setup, we create the RTE frame and then complement \$a0 using not. Then we load \$a1 with 0x1 and add it with the now complemented \$a0 in order to use add\_logical. When we use add\_logical, we add  $\sim$ \$a0 and 1 to \$v0 and store it there. Once add\_logical completes and returns the 2s complement of the original number(\$v0), we restore the RTE frame.

b) twos\_complement\_if\_neg(+helper macros)

```
twos complement if neg:
        # Store
        addi
                ¢sp, ¢sp, -16
                $fp, 16($sp)
        SW
        SW
                $ra, 12($sp)
        SW
                $a0, 8($sp)
                $fp, $sp, 16
        addi
        blt
                $a0, $zero, twos_complement_negative
        1
                twos complement positive
twos complement negative:
        jal
                twos_complement
                $a0, ($v0)
        la
twos_complement_positive:
        la
                $v0, ($a0)
        # Restore
        lw
                $fp, 16($sp)
        lw
                $ra, 12($sp)
                $a0, 8($sp)
        lw
        addi
                $sp, $sp, 16
```

This procedure is used to check of the sign of the value being converted to twos complement. If positive, then twos\_complement\_positive is called, and if the value is negative, twos\_complement\_negative is called. To start the procedure, we store the RTE frame and use blt to verify what sign the value/\$a0 is negative, if so, the procedure moves to twos\_complement\_negative and the result is stored in \$a0. If the value passes the blt, we know it's positive and jump to twos\_complement\_positive which has the frame restoration and the return. To end off the procedure, we store \$a0 in \$v0 to return it and restore the frame to end the procedure.

c) twos\_complement\_64bit

```
twos complement 64bit:
        # store
        addi
                 $sp, $sp, -28
        sw
                 $fp, 28($sp)
                 $ra, 24($sp)
        SW
                 $a0, 20($sp)
        SW
                 $al, 16($sp)
        SW
        SW
                 $80, 12($8p)
                 $s1, 8($sp)
        SW
                 $fp, $sp, 28
        not
                 $a0, $a0
                 $al, $al
        not
                $s0, ($al)
        1a
        11
                 Sal. 1
        jal
                 add logical
        la
                 $s1, ($v0)
                 $a0, ($v1)
        la
        la
                 $al, ($80)
        jal
                 add_logical
                 $v1, ($v0)
        la
        la
                 $v0, ($s1)
        # restore
                 $fp, 28($sp)
        lw
                 $ra, 24($sp)
                 $a0, 20($sp)
        1w
                 $al, 16($sp)
        1w
        lw
                 $80, 12($sp)
                 $81, 8($sp)
        1w
        addi
                 $sp, $sp, 28
```

How twos\_complement\_64bit differs from the normal twos\_complement is pretty self-explanatory as this twos complement procedure is for converting 64-bit values into twos complement. The procedure is made use of in the logical multiplication since it's product is 64-bits-long.

In this procedure we have \$a0 which acts as the lo part of the given value and \$a1 which acts as the hi part of the value. Once we create the frame, on order to convert \$a0 and \$a1, we have to invert both of them using not. We then combine \$a0 and 1 with load immediate and use add\_logical to compute the lo portion of the overall twos complement value. We then store this in \$s1 and store the carry in \$a0 to use it again for calculating the twos complement for the hi portion.

Using add\_logical, we add \$a0 to \$a1 and save that value in \$v1. To complete the procedure, we store \$s1 back to \$v0, while \$v1 already contains the hi portion. We then store the frame to end the procedure.

d) bit\_replicator

```
bit replicator:
        # store
        addi
                $sp, $sp, -16
        sw
                 $fp, 18($sp)
                 $ra, 12($sp)
        sw
                $a0, 8($sp)
        SW
                $fp, $sp, 16
        addi
        bnez
                $a0, bit_replicator_inverse
                 $v0, ($zero)
        1a
                bit replicator end
bit replicator inverse:
        la
                $v0, ($zero)
                $v0, $v0
        not
bit_replicator_end:
        # restore
                $fp, 16($sp)
        lw
        lw
                $ra, 12($sp)
        1w
                $a0, 8($sp)
                $sp, $sp, 16
        addi
                 ŝra
```

Bit\_replicator is a somewhat straightforward procedure in the sense that all we do is replicate a singular bit 32 times. As usual, we start the procedure by creating the frame, we then check to see if \$a0 contains 0x1. If it's 0, then \$v0 is stored full of zeroes and we end the procedure. However, if it's one, then we jump to bit\_replicator\_inverse where \$v0 is again stored full of zeros, but this time inverted after doing so. We end the procedure by restoring the frame.

#### 3. Addition/Subtraction

Before looking at the implementations in machine code, here's a visual representation of how binary addition works with 1's and 0's:

	y Two tion Re	Single I sult	Bit
Bit 1	Bit 2	Sum	Ca

Bit 1 (A)	Bit 2 (B)	Sum Bit (Y)	Carry Bit (C)	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	
		Half Addition		

Exa	mple					
CI		1		0		1
Α		1		0		0
В		1		1		1
	1	1	0	1	1	0
	CO	Υ	co	Υ	CO	Υ


Binary Three Single Bit Addition Result

Bit 1 (CI) Carry In	Bit 2 (A)	Bit 3 (B)	Sum Bit (Y)	Carry Bit (CO) Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
			F	ull Addition

Calculation 1 + 1 + 1 = 10 + 1 = 11 0 + 0 + 1 = 00 + 1 = 01

1+0+1=01+1= 10

As well as with and without overflow:



Hopefully the two preceding images will help to understand how the procedures work a little better.

```
a) add_logical
   add logical:
            # store
            addi
                     $sp, $sp, -28
            sw
                     $fp, 28($sp)
                     $ra, 24($sp)
            sw
                     $a0, 20($sp)
            sw
                     $al, 16($sp)
            sw
                     $a2, 12($sp)
            SW
            SW
                     $s0, 8($sp)
            addi
                     $fp, $sp, 28
            # pre add/sub logical
            1a
                     $s0, ($zero)
            1a
                     $v0, ($zero)
                     $a2, ($zero)
            1a
                     add_sub_logical
            jal
            # restore
            lw
                     $fp, 28($sp)
                     $ra, 24($sp)
            1w
            lw
                     $a0, 20($sp)
                     $al, 16($sp)
            1w
            lw
                     $a2, 12($sp)
                     $s0, 8($sp)
            lw
            addi
                     $sp, $sp, 28
                     $ra
            jr
```

This procedure acts as a pre-procedure to add\_sub\_logical, which adds two values with logic operations. This procedure starts with two values to add, \$a0 and \$a1, and return the sum of them, with that final result in \$v1 and the carry portion in \$v1.

As with all procedures, we start by storing the frame. We initialize all the variables/registers needed to call add\_sub\_logical to zero, sum to \$v0, counter to \$s0, and carry to \$a2. After this we jump to add\_sub\_logical since the prep is complete, and when we return to this method, we return \$v0 with the sum and \$v1 with the carry and restore the frame.

```
b) sub_logical
    sub_logical:
             # store
            addi
                     $sp, $sp, -28
             SW
                     $fp, 28($sp)
                     $ra, 24($sp)
             SW
                     $a0, 20($sp)
             sw
                     $al, 16($sp)
             sw
                     $a2, 12($sp)
             sw
             sw
                     $s0, 8($sp)
             addi
                     $fp, $sp, 28
             # pre add/sub logical
                     $80, ($zero)
            1a
            la
                     $v0, ($zero)
            la
                     $a2, ($zero)
                     $a2, $a2
            not
                     $al, $al
            not
            jal
                     add_sub_logical
             # restore
                     $fp, 28($sp)
             1w
            1w
                     $ra, 24($sp)
            1 w
                     $a0, 20($sp)
                     $al, 16($sp)
            lw
             lw
                     $a2, 12($sp)
                     $s0, 8($sp)
             lw
             addi
                     $sp, $sp, 28
```

This procedure acts as a pre-procedure to add\_sub\_logical, which will essentially subtract one value from the other with logic operations. This procedure starts with two values to subtract, \$a0 and \$a1, and return the \$a0 - \$a1, with that final result in \$v1 and the carry portion in \$v1.

\$ra

jr

As with all procedures, we start by storing the frame. We initialize all the variables/registers needed to call add\_sub\_logical to zero, difference to \$v0, counter to \$s0, and carry to \$a2. Since this is subtraction, we invert the carry and \$a1, since we can make use of the addition procedures we created by treating subtraction as just the addition of a negative number. After this we jump to add\_sub\_logical since the prep is complete, and when we return to this method, we return \$v0 with the difference and \$v1 with the carry and restore the frame.

```
c) add_sub_logical
```

```
add sub logical:
        extract nth bit($t0, $a0, $s0)
        extract nth bit($t1, $a1, $s0)
                $t2, $t0, $t1
        xor
                $t3, $t2, $a2
        xor
        and
                $t4, $t0, $t1
        and
                $t5, $t2, $a2
                $a2, $t4, $t5
        or
                $v1, ($a2)
        la
        insert to nth bit($v0, $s0, $t3, $t9)
        addi
                $80, $80, 1
        bne
                $s0, 32, add_sub_logical
        jr
                $ra
```

The main portion of the addition/subtraction code is done in add\_sub\_logical, since both add\_logical and sub\_logical are both like prep procedures for this one. Add\_logical preps \$a0 and \$a1 as positive while sub\_logical preps \$a0 as positive and \$a1 as negative or inverted, which are both now input values for this procedure.


First we call extract\_nth\_bit, and take the bit specified by \$s0 in \$a0/\$a1 and store it in \$t0/\$t1. Then we move on to finding the sum by using xor.

We use xor on the two values stored in \$t0 and \$t1 and store in \$t2. We again use xor on \$a2 and the newly overwritten \$t2 and store the result in \$t3 which is the sum/difference bit.


We use the and/or operations next to find the carry bit, starting by using and on \$t0 and \$t1, and saving the result in \$t4. We repeat the procedure for \$t2 and \$a2 and store it in \$t5. Now we use the or between \$t4 and \$t5 and store the result in \$a2 which is the carry bit.

To end the procedure, store the newly computed values into their respective registers. The sum bit or \$t3 needs to be inserted at \$s0, which is why we call the utility macro insert\_to\_nth\_bit. This process is done 32 times and returns to the procedure, add\_logical or sub\_logical, from where it was called.


We can see a more visual representation of this code below:



Provided below is also the Karnaugh-map and logical design for the add/sub operations:



 $Y = CI \oplus (A \oplus B)$  $CO = CI.(A \oplus B) + A.B$ 



#### 4. Multiplication

a) mul\_signed/mul\_signed\_end

```
mul signed:
        # store
        addi
                $sp, $sp, -36
        sw
                $fp, 36($sp)
                $ra, 32($sp)
        SW
                $a0, 28($sp)
        sw
                $al, 24($sp)
        sw
                $s0, 20($sp)
        SW
                $s1, 16($sp)
                $s2, 12($sp)
        sw
        sw
                $s3, 8($sp)
                $fp, $sp, 36
        addi
                $80, ($a0)
                $s1, ($a1)
        1a
        1a
                $s2, ($a0)
        1a
                $s3, ($al)
        # args -> 2's complement
        jal
                twos complement if neg
        1a
                $s2, ($v0)
        1a
                $a0, ($s3)
        jal
                twos_complement_if_neg
                $s3, ($v0)
        1a
        # prep for mult
                $a0, ($s2)
        1a
        1a
                $al, ($s3)
        # m111 t.
        jal
                mul_unsigned
                $a0, ($v0)
        1a
        1a
                $al, ($v1)
        # find sign of resultant value
        li.
               $t2, 31
        extract_nth_bit($t0, $s0, $t2)
        extract_nth_bit($t1, $s1, $t2)
                $t3, $t0, $t1
        xor
        bne
                $t3, 1, mul_signed_end
                twos_complement_64bit
        jal
mul signed end:
         # restore
         lw
                   $fp, 36($sp)
         lw
                   $ra, 32($sp)
                   $a0, 28($sp)
         1w
                   $al, 24($sp)
                   $s0, 20($sp)
          1w
         lw
                   $s1, 16($sp)
         lw
                   $s2, 12($sp)
          lw
                   $s3, 8($sp)
          addi
                   $sp, $sp, 36
                   $ra
         ir
```

Like the other procedures, mul\_signed takes in two values, \$a0 and \$a1, but this time, we multiply these values instead of adding/subtracting them, and like the input, we also return the output in two pieces. The two pieces being the hi part(\$v1) and the lo part(\$v0). In this procedure, we make sure all the values/argument are checked to see if they have the correct form(ex. Twos complement) before multiplying and returning the product.

Start by storing the frame and storing the input values \$a0 and \$a1 into other variables for later use, in this case, we use \$s2 for \$a0 and \$s3 for \$a1. To check if the value has to be


in twos complement, we call twos\_complement\_if\_neg and store the new results(if it's called) into the copied registers \$s2 and \$s3.

We then prepare for the multiplication step by loading the \$s2 and \$s3 values to \$a0 and \$a1 respectively. Then we call mul\_unsigned, after which, the lo part of the result is in \$a0 and the hi on \$a1.

We then verify/check the sign of the values produced by mul\_unsigned by calling extract\_nth\_bit(which then takes the determining sign bit), and then using xor. The result of this chain of operations is stored in \$t3. When compared to 1, if \$t3 is positive, we jump to mul\_signed\_end also known as the frame restoration and return the values of the product. Otherwise, if \$t3 is negative, we use twos\_complement\_64bit to convert the value into twos complement before the frame restoration.

We can see a more visual representation of mul\_signed on the circuit-side below:

## Signed Multiplication Circuit



## b) mul\_unsigned

```
mul unsigned:
        # store
        addi
                 $sp, $sp, -48
                 $fp, 48($sp)
        SW
        sw
                 $ra, 44($sp)
                 $a0, 40($sp)
        SW
                 $al, 36($sp)
                 $a2, 32($sp)
        SW
        sw
                 $s0, 28($sp)
                 $s1, 24($sp)
        sw
        sw
                 $s2, 20($sp)
        sw
                 $s3, 16($sp)
        sw
                 $s4, 12($sp)
        sw
                 $s5, 8($sp)
        addi
                 $fp, $sp, 48
        # prep mul unsigned loop
                 $s0, ($zero)
        1a
                 $s1, ($zero)
        la
                 $s3, ($a1)
        1a
                 $s2, ($a0)
```

mul unsigned loop:

```
extract_nth_bit($t4, $s3, $zero)
        $a0, ($t4)
1a
ial
        bit replicator
        $s4, ($v0)
1a
and
        $85, $82, $84
         $a0, ($s5)
1a
        $al, ($s1)
la
jal
         add_logical
        $s1, ($v0)
1a
srl
        $s3, $s3, 1
extract_nth_bit($t7, $s1, $zero)
        $t8. 31
insert to nth bit($s3, $t8, $t7, $t9)
        $s1, $s1, 1
addi
        $s0, $s0, 1
bne
        $s0, 32, mul_unsigned_loop
la
        $v0, ($s3)
        $v1, ($s1)
1a
# restore
        $fp, 48($sp)
1w
1w
        $ra, 44($sp)
        $a0, 40($sp)
1w
        $a1, 36($sp)
1w
lw
        $a2, 32($sp)
lw
        $s0, 28($sp)
1 w
        $s1, 24($sp)
1 w
        $s2, 20($sp)
1 w
        $83, 16($sp)
1 w
        $s4, 12($sp)
        $s5, 8($sp)
1w
addi
        $sp, $sp, 48
```

Mul\_unsigned will compute the product of \$a0 and \$a1 using logic operations, and return the lo part of said product in \$v0 and the hi in \$v1.


To prep mul\_unsigned, we store the frame, load \$a0 and \$s1 with zero, and then save the \$a0 to \$s3(multiplier) and save \$a1 to \$s2(multiplicand).

To start the multiplication process, mul\_unsigned\_loop first calls our utility macro extract\_nth\_bit in order to find the least significant bit of the multiplier(\$s3) which is then stored in \$t4. We then call bit\_replicator to replicate \$t4 32 times and we use load address to store that result in \$s4. We use and between \$s4 and \$s2(multiplicand) and store that result in \$s5.

We then add up \$s1(Hi) and \$s5 using add\_logical after storing them in \$a1 and \$a0 respectively. We store add\_logical's result in \$s1 and shift \$s3 one to the right. We then use extract\_nth\_bit on \$s1 and store it in \$t7. We then call insert\_to\_nth\_bit to insert \$t7 into the most significant bit of \$s3. Now, we shift \$s1 one to the right.

This process occurs 32 times, and after, the result is stored in \$v0 and in v1.

A more visual representation of the code for mul\_unsigned can be seen below:



#### 5. Division

## a) div\_signed div signed:

```
addi
        $sp, $sp, -44
        $fp, 44($sp)
sw
sw
        $ra, 40($sp)
sw
        $a0, 36($sp)
        $al, 32($sp)
sw
        $s0, 28($sp)
sw
        $s1, 24($sp)
SW
        $s2, 20($sp)
SW
        $83, 16($8p)
sw
sw
        $s4, 12($sp)
sw
        $s5, 8($sp)
addi
        $fp, $sp, 44
1a
        $s0, ($a0)
la
        $s1, ($al)
la
        $s2, ($a0)
1a
        $s3, ($al)
ial
        twos_complement_if_neg
1a
        $s2, ($v0)
1a
        $a0. ($s3)
jal
        twos_complement_if_neg
1a
        $s3, ($v0)
la
        $a0, ($s2)
1a
        $al, ($s3)
jal
        div_unsigned
1a
        $a0, ($v0)
1a
        $al, ($v1)
```

```
$t2, 31
       extract nth bit($t0, $s0, $t2)
       extract_nth_bit($t1, $s1, $t2)
               $t3, $t0, $t1
       xor
               $s4, ($a0)
       1a
       1a
               $s5, ($al)
       bne
               $t3, 1, div_remainder_sign
               twos_complement
       jal
       1a
               $s4, ($v0)
div_remainder_sign:
        1i
                $t1, 31
        extract_nth_bit($t0, $s0, $t1)
                $t2, ($t0)
        1a
        bne
                 $t2, 1, div_signed_end
                 $a0, ($s5)
        1a
        jal
                 twos_complement
        la
                 $85, ($VO)
div signed end:
        1a
                 $v0, ($s4)
        1a
                 $v1, ($s5)
        # restore
                 $fp, 44($sp)
        1w
        lw
                 $ra, 40($sp)
                 $a0, 36($sp)
        1w
        1w
                 $a1, 32($sp)
                 $s0, 28($sp)
        1w
        lw
                 $s1, 24($sp)
        lw
                 $s2, 20($sp)
        1w
                 $s3, 16($sp)
        lw
                 $s4, 12($sp)
                $s5, 8($sp)
        lw
                 $sp, $sp, 44
        addi
        jr
                 ŝra
```

The procedure div\_signed acts as prep for div\_unsigned and also determines the signs of the results. We again use the registers \$a0 and \$a1 for input, and store the outputs in \$v0 and \$v1, which are the quotient and remainder respectively.

Start by storing the frame and storing the input values \$a0 and \$a1 into other variables for later use, in this case, we use \$s2 for \$a0 and \$s3 for \$a1. To check if the value has to be in twos complement, we call twos\_complement\_if\_neg and store the new results(if it's needed/negative) into the copied registers \$s2 and \$s3.

Now we let div\_unsigned do the heavy lifting and put \$s2 into \$a0 and \$s3 into \$a1. Then the results are transferred from \$a0 and \$a1 to \$v0(quotient) and \$v1(remainder).


We move on to verifying the signs of our values, the quotient's sign is determined by calling extract\_nth\_bit to find the most significant bit of each argument. We then call xor on both and store the result in \$t3. If \$t3 is negative when it is compared to 1, twos\_complement is called, otherwise, we start finding the sign of the remainder.

Div\_remainder\_sign uses extract\_nth\_bit to find the most significant bit, which can lead to twos\_complement being called should it be required.

We go to div\_signed\_end and store our results, \$s4 and \$s5 into their respective spots, \$v0 stores the quotient and

\$v1 stores the remainder, which then ends by restoring the frame.

A more visual representation of the logical design of signed division(circuit design) can be seen below:



b) div\_unsigned div unsigned:

```
# store
addi
        $sp, $sp, -44
        $fp, 44($sp)
SW
sw
        $ra, 40($sp)
        $a0, 36($sp)
sw
        $a1, 32($sp)
sw
        $a2, 28($sp)
sw
        $s0, 24($sp)
SW
sw
        $s1, 20($sp)
        $s2, 16($sp)
sw
        $s3, 12($sp)
sw
        $s4, 8($sp)
sw
        $fp, $sp, 44
addi
# prep for div unsigned loop
la
        $s0, ($zero)
        $sl, ($zero)
la
        $s2, ($a0)
la
```

\$s3, (\$a1)

la

```
div unsigned loop:
        sll
                $s1, $s1, 1
        1i
                $t0, 31
        extract_nth_bit($t1, $s2, $t0)
        insert_to_nth_bit($sl, $zero, $tl, $t9)
        sll
                $s2, $s2, 1
        1a
                $a0, ($s1)
        1a
                $al, ($s3)
                sub_logical
        jal
                $s4, ($v0)
        1a
        blt
                $s4, $zero, div_loop_end
        la
                $s1, ($s4)
        1i
                $t2, 1
        insert_to_nth_bit($s2, $zero, $t2, $t9)
div_loop_end:
        addi
                $80, $80, 1
        bne
                $s0, 32, div unsigned loop
        1a
                $v0, ($s2)
        1a
                $v1, ($s1)
        # restore
        lw
                $fp, 44($sp)
        1w
                $ra, 40($sp)
                $a0, 36($sp)
        lw
        1w
                $a1, 32($sp)
        1 w
                $a2, 28($sp)
        1w
                $s0, 24($sp)
                $s1, 20($sp)
        1 w
        lw
                $s2, 16($sp)
        lw
                $s3, 12($sp)
        1w
                $s4, 8($sp)
        addi
                $sp, $sp, 44
        ir
                $ra
```


Div\_unsigned will compute the quotient of \$a0 and \$a1 using logic operations, and return the quotient in \$v0 and the remainder in \$v1.

To prep div\_unsigned, we store the frame, load \$s0 and \$s1 with zero, and then save the \$a0 to \$s2(dividend) and save \$a1 to \$s3(divisor).


Once div\_unsigned\_loop starts, we shift \$s1/remainder one to the left. We use utility macro extract\_nth\_bit to find the most significant bit of \$s2/quotient and insert that bit, using utility macro insert\_nth\_bit, into the least significant bit of \$s1/remainder. We then use sll to shift the dividend one bit to the left.

We load \$s1 and \$s3 to \$a0 and \$a1 respectively and then call sub\_logical to find the difference between the remainder and the divisor(remainder-divisor), which is stored in \$s4. We then use blt to compare \$s4 to zero, if positive/equal to zero, \$s4 becomes the remainder and the dividend's/\$s2's least significant bit becomes one. Otherwise, if \$s4 is less than zero, the loop moves to the next run through/iteration. This iteration is one of 32, after which, the quotient is stored to \$v0 and the remainder is stored to \$v1.

A more visual representation of div\_unsigned operation can be seen above the second column of this page:



I have also provided a visual representation of what happens on the circuit-side/logical-design-side of unsigned division:



#### 6. Logic operations

```
au_logical:
       # store
       addi
               $sp, $sp, -24
       sw
               $fp, 24($sp)
               $ra, 20($sp)
       sw
               $a0, 16($sp)
       sw
               $a1, 12($sp)
       sw
       sw
               $a2, 8($sp)
               $fp, $sp, 24
       addi
               $a2, '+', add_logical
       beq
               $a2, '-', sub_logical
       beq
               $a2, '*', mul_signed
       beq
               $a2, '/', div_signed
       bea
       j
               au logical return
au logical return:
         # restore
         lw
                   $fp, 24($sp)
         lw
                   $ra, 20($sp)
                   $a0, 16($sp)
         lw
                   $al, 12($sp)
         lw
         lw
                   $a2, 8($sp)
         addi
                   $fp, $sp, 24
                   $ra
         jr
```

Au\_logical is where we decide what operation to call, whether it be addition, subtraction, multiplication, or division. Au\_logical starts by storing the frame and the using a set of beqs to match signs to operations. Once the operation/operations are completed, we jump to au\_logical\_return which restores the frame.

## 7. Normal Operations

```
au_normal:
        # store
        addi
                $sp, $sp, -24
        sw
                $fp, 24($sp)
                $ra, 20($sp)
        SW
                $a0, 16($sp)
        SW
                $al, 12($sp)
        sw
        sw
                $a2, 8($sp)
                $fp, $sp, 24
        addi
        beq
                $a2, '+', au_normal_add
                $a2, '-', au_normal_sub
        beq
                $a2, '*', au_normal_mul
        beq
                $a2, '/', au_normal_div
        beq
                au_normal_return
        Ť
au normal add:
        add
                $t0, $a0, $a1
                $v0, $t0
        move
        j
                au_normal_return
au normal sub:
        sub
                $t0, $a0, $a1
                $v0, $t0
        move
                au_normal_return
au normal mul:
        mult
               $a0, $a1
        mflo
                $v0
        mfhi
                $v1
                au_normal_return
        İ
```

```
au normal div:
        div
                 $a0, $a1
                 $v0
        mflo
        mfhi
                 $v1
        j
                 au normal_return
au normal return:
        # restore
        1w
                 $fp, 24($sp)
                 $ra, 20($sp)
        1w
        lw
                 $a0, 16($sp)
        lw
                 $al, 12($sp)
        lw
                 $a2, 8($sp)
        addi
                 $sp, $sp, 24
        jr
                 $ra
```

Au\_normal procedures are used to check the validity of the results of our version of the arithmetic operations coded in CS47\_proj\_alu\_logical.

We start by storing the frame and then going to the branch equals lines which compares \$a2 to the respective arithmetic operation. At the end of whichever operation is called, we have the results stored in \$v0 (or in the case of multiplication/division \$v1 as well). The registers are saved and we call au\_normal\_return to restore the frame.

#### IV. TESTING

After finishing the code, we test our implementation of the arithmetic operations coded in CS47\_proj\_alu\_logical against the ones coded in CS47\_proj\_alu\_normal using the provided proj\_auto\_test file. We make sure to save all the files we edited and make sure we didn't edit any files we were not supposed to. We then assemble the program and run it by clicking the wrench/screwdriver icon and the green play button respectively. If our code works correctly, the output should look like the one above the next column:

#### After assembling:

#### After running:

(4 + 2)	normal => 6 logical => 6 [matched]	
(4 - 2)	normal => 2 logical => 2 [matched]	
(4 * 2)	normal => HI:0 LO:8 logical => HI:0 LO:8 [matched]	
(4 / 2)	normal => R:0 Q:2 logical => R:0 Q:2 [matched]	
(16 + -3)	normal => 13 logical => 13 [matched]	
(163)	normal => 19 logical => 19 [matched]	
(16 * -3)	normal => HI:-1 LO:-48 logical => HI:-1 LO:-48	[matched]
(16 / -3)	normal => R:1 Q:-5   logical => R:1 Q:-5 [matched]	
(-13 + 5)	normal => -8 logical => -8 [matched]	
(-13 - 5)	normal => -18 logical => -18 [matched]	
(-13 * 5)	normal => HI:-1 LO:-65 logical => HI:-1 LO:-65	[matched]
(-13 / 5)	$normal = > R \cdot -3 O \cdot -2$ $logical = > R \cdot -3 O \cdot -2$ $[matched]$	
(-2 + -8)	normal => -10 logical => -10 [matched]	
(-28)	normal => 6 logical => 6 [matched]	
(-2 * -8)	normal => HI:0 LO:16 logical => HI:0 LO:16 [matched]	
(-2 / -8)	$normal \Rightarrow R:-2 Q:0$ logical $\Rightarrow R:-2 Q:0$ [matched]	
(-6 + -6)	normal => -12 logical => -12 [matched]	
(-66)	normal => 0 logical => 0 [matched]	
(-6 * -6)	normal => HI:0 LO:36 logical => HI:0 LO:36 [matched]	
(-6 / -6)	normal => R:0 Q:1 logical => R:0 Q:1 [matched]	
	normal => 0 logical => 0 [matched]	
(-18 - 18)	normal => -36 logical => -36 [matched]	
(-18 * 18)	normal => HI:-1 LO:-324 logical => HI:-1 LO:-324	[matched]
(-18 / 18)	normal => R:0 0:-1 logical => R:0 0:-1 [matched]	
(5 + -8)	normal => -3 logical => -3 [matched]	
(58)	normal => 13 logical => 13 [matched]	
(5 * -8)	normal => HI:-1 LO:-40 logical => HI:-1 LO:-40	[matched]
(5 / -8)	normal => R:5 Q:0 logical => R:5 Q:0 [matched]	
(-19 + 3)	normal => -16 logical => -16 [matched]	
	normal => -22 logical => -22 [matched]	
	normal => HI:-1 LO:-57 logical => HI:-1 LO:-57	[matched]
	$normal \Rightarrow R:-1 Q:-6$ logical $\Rightarrow R:-1 Q:-6$ [matched]	
(4 + 3)	normal => 7 logical => 7 [matched]	
(4 - 3)	normal => 1	
(4 * 3)	normal => HI:0 LO:12 logical => HI:0 LO:12 [matched]	
	normal => R:1 Q:1 logical => R:1 Q:1 [matched]	
	normal => -90 logical => -90 [matched]	
(-2664)	normal => 38 logical => 38 [matched]	
(-26 * -64)	normal => HI:0 LO:1664 logical => HI:0 LO:1664	[matched]
(-26 / -64)	normal => R:-26 Q:0 logical => R:-26 Q:0 [matched]	

Total passed 40 / 40

-- program is finished running --

#### V. CONCLUSION

After completing this project, my knowledge of MIPS/MARS has definitely increased. Till this project I had no clue there was even a way to make breakpoints and/or debug in MARS. With each error I faced, I was able to learn to debug my code better/more efficiently. I also learned a lot about the common procedures, the main one being storing and restoring the frame, which was commonly seen throughout the code. This project also allowed me to appreciate what really goes behind the scenes of a calculator as I try to punch in numbers since I'm not quite confident what 2+2 is at the moment. Something like addition we take for granted since we can just count the fingers on our hand and call it a day, but what goes on in the computer to achieve the same simple procedure is a much more arduous task. I believe that with this project, I am finally able to list MIPS/assembly language on my resume as a skill and this project to back up my knowledge.