dsPIC33C Digital Signal Controllers



A Leading Provider of Smart, Connected and Secure Embedded Control Solutions





Andreas Reiter
November 15, 2022

Agenda

- dsPIC33C Device Families Overview
- dsPIC33CK Devices
- SMPS Peripheral Set
- Functional Safety Applications
- Secure Applications




Agenda

- dsPIC33C Device Families Overview
- dsPIC33CK Devices
- SMPS Peripheral Set
- Functional Safety Applications
- Secure Applications



dsPIC33CK Family of Devices

Target Markets





Industry Insights for Motor Control

Trend: Faster, more efficient motors

- System firmware complexity is exploding
- Performance requirements increasing as customers' designs trending to higher RPMs
 - Applications requiring very high RPM's such as vacuum cleaners
- Sensorless FOC of PMSM motors
 - Sensorless control reduces BOM costs
 - FOC improves efficiency & reduces noise
- More dual-motor applications air conditioners, home appliances
- Max torque from zero speed drills, saws, fans
- Functional safety features & Class B requirements growing



Industry Insights for Digital Power

Trend: Seamless adaptation, more sophisticated algorithms, higher efficiency

- System firmware complexity is exploding
- Adaptive algorithms
 - For improved efficiency over widely varying load conditions
- Non-linear and predictive algorithms
 - For improved dynamic response to transient conditions
- Higher switching frequencies
 - Smaller inductors and capacitors save cost and space
- Performance headroom
 - For additional independent control loops or more outputs
 - Add customer-specific differentiating features
 - Functional safety requirements significantly increase CPU loading



Why We Created the dsPIC33CK Family

- Higher performance dsPIC® digital signal controller
 - Cost-effective migration path for existing dsPIC33E customers
- New Features / More Integration
 - Reduce end equipment BOM cost





dsPIC33CK Family Features

Key Product Feature	Benefits
 High Performance CPU 100 MIPS (235 CoreMarks) Expanded Context Registers New Instructions 	 Faster deterministic performance in time-critical control applications Higher RPMs, Dual motor control support + PFC Increased power densities More intelligent sensors
Dual Flash Panels – Live Update	Upgrade system firmware with zero downtime
 High Analog Integration 3 ADCs 12-bit/3.5 MSPS 3 Analog Comparators w 12-bit DACs 3 Op Amps 	 Supports lower latency control loops improving efficiency Reduce BOM costs and minimize system size
 Upgraded Features/Scalability Improved PWMs w 250ps Resolution CAN-FD Interface Large Product Family 	 PWM Module supports higher switching frequencies up to 2 GHz (GaN) Supports new automotive standards Simple migration up and down the product family to optimize features and cost (32KB – 256KB Flash with 28 – 80 pins), including a 36-pin 5x5mm uQFN
New Functional Safety Features • Flash ECC, ICSP Write Inhibit • RAM Built-In Self-Test (BIST) • Deadman Timer, dual WDTs • Fail-Safe Clock Monitor • BOR, POR, CRC, CodeGuard™	 Ease Class B, IEC 60730, ISO 26262 and/or other safety certifications AEC-Q100 Grade 1 Qualification (Grade 0 in progress)



Agenda

- dsPIC33C Device Families Overview
- dsPIC33CK Devices
- SMPS Peripheral Set
- Functional Safety Applications
- Secure Applications



dsPIC33C DSC Roadmap

dsPIC33CK256MC5

128 - 256KB ECC Flash

16 - 32KB RAM BIST

Single Core, DAC

Op-Amps, CAN-FD

28/36/48/64 pins

dsPIC33CK64MC1

32 - 64KB ECC Flash

8KB RAM BIST

Single Core, DAC

Optimized for MC

28/36/48 pins

dsPIC33CK1024MP7

256 KB - 1MB ECC Flash 128KB RAM BIST Single Core, DACs Op-Amps, 2xCAN-FD 48/64/80/100 pins

dsPIC33CK512MP6

256 - 512KB ECC Flash 32 - 64KB RAM BIST Single Core, DACs Op-Amps, 2xCAN-FD 48/64/80 pins

dsPIC33CK256MP5

32 - 256KB ECC Flash 8 - 24KB RAM BIST Single Core, DACs Op-Amps, CAN-FD

dsPIC33CK64MP1

32 - 64KB Flash, ECC **8KB RAM BIST** Single Core, DACs Op-Amps, SENT 28/36/48 pins

28/36/48/64/80 pins

dsPIC33CH512MP5

256 - 512KB ECC Flash 48K RAM, 72K PRAM BIST Dual Core, Dual Motor DACs, PGAs, 2xCAN-FD 48/64/80 pins

dsPIC33CH128MP5

64 - 128KB ECC Flash 16K RAM, 24K PRAM BIST Dual Core, Dual Motor DACs, PGAs, CAN-FD 28/36/48/64/80 pins











dsPIC33CK64MP105 Family (Ara)








dsPIC33CK256MP508 Family (Sagitta)






dsPIC33CK512MP608 Family - Sagitta+





dsPIC33CK1024MP710 Family - Sagitta++







dsPIC33CK-MP Package Types

dsPIC33CK pinouts optimized for analog performance

Pin compatible with other dsPIC33CK DSCs



28-lead uQFN (M6) 4 x 4 x 0.6 mm with stress relief pads (Lead Pitch: 0.4 mm)



28-lead uQFN (2N) 6 x 6 x 0.5 mm with stress relief pads (Lead Pitch: 0.65 mm)



28-lead SSOP (SS) 10.2 x 5.3 x 2 mm (Lead Pitch: 0.65 mm)



36-lead uQFN (M5) 5 x 5 x 0.5 mm with stress relief pads





48-lead VQFN 6 x 6 x 0.5 mm



48-lead TQFP 7 x 7 x 1 mm





64-lead QFN 9 x 9 x 0.9 mm



64-lead TQFP 10 x 10 x 1 mm Sagitta



80-lead TQFP 12 x 12 x 1 mm Sagitta+




100-lead TQFP 12 x 12 x 1 mm

Sagitta++




dsPIC33CH-MP Dual Core Families






dsPIC33CH128MP508 Dual Core Family - Gemini







dsPIC33CH512MP508 Dual Core Family - Sagittarius





dsPIC33CK MC Family vs MP Family

Features	dsPIC33CK256MP205	dsPIC33CK64MP105	dsPIC33CK64MC105				
Core	dsPIC33C Core	dsPIC33C Core	dsPIC33C Core				
Max Sped (MHz)	100	100	100				
ECC Program Flash (Bytes)	256/128K (Dual Panel)	64/32K	64/32K				
SRAM (Bytes)	24/16K	8K	8K				
Package pins	80/64/48/36/28	48/36/28	48/36/28				
Peripherals							
High Resolution PWMs	8x2 (250 ps)	4x2 (250 ps)	4x2 (2.5 ns)				
Capture/Compare/Timer/PWM	1-MCCP/ 8-SCCP	1-MCCP/ 4-SCCP	4-SCCP				
12 bit 3.5 MSPS ADC	3	3	1				
ADC Channels	24	17	15				
Op Amps	3	3	3				
Comparators	3	3	1				
DAC	3	3	1				
SPI	3	3	2				
I2C	3	2	1				
External Interrupts	5	4	4				

Peripheral features optimized for motor control




Agenda

- dsPIC33C Device Families Overview
- dsPIC33CK Devices
- SMPS Peripheral Set
- Functional Safety Applications
- Secure Applications



dsPIC33C SMPS Special Features


High Resolution PWM Module





dsPIC33C SMPS Special Features

3.5 Msps 12-Bit Analog-to-Digital Converter







dsPIC33C SMPS Special Features

Pulse Density Modulated Digital-to-Analog Converter

- Generates reference voltage waveforms for analog comparators
 - Can be used for slope compensation in peak current mode topologies



- Settle to ± 30 mV in 350 ns
- Settle to ± 3 mV in 500 ns
- Settle to ± 1 mV in 800 ns
- Waveform Generation:
 - Up to 1 MHz triangle or slope waveforms





Agenda

- dsPIC33C Device Families Overview
- dsPIC33CK Devices
- SMPS Peripheral Set
- Functional Safety Applications
- Secure Applications



Targeted Functional Safety Standards

Automotive, Industrial and Household Appliances

Target Functional Safety Standard

ISO 26262 (ASIL): Functional safety for Road Vehicles (Automotive)

ASIL B and ASIL C

IEC 61508 (SIL): Functional Safety for Industrial Applications

IEC 60730: Functional Safety for Household Appliances

Class B





Functional Safety – ISO 26262 and IEC 61508

		Functional Safety Ready	Functional Safety-Compliant
Development process	Device development flow	Quality managed*	ISO 26262*
Analysis report	FMEDA	✓	✓
Diagnostics	Functional safety manual (FSM)	✓	✓
	Diagnostic software libraries and associated reports	✓	✓
Certification	For ISO 26262 and IEC 61508	ASIL B Ready certified FMEDA and FSM	Certification of development flow targeting ISO 26262 (including FMEDA and FSM) [†]
		Certified Diagnostic Libraries targeting ASIL B and SIL 3	Certified Diagnostic Libraries targeting ASIL B and SIL 3 [†]
		dsPIC33CK512MP608 / 256MP508	dsPIC33CK1024MP710
dsPIC33C DSCs: ISO 26262 / IEC 61508 Functional Safety		dsPIC33CH512MP508 / 128MP508 dsPIC33CK64MP105 / MC105	All future dsPIC33 DSCs



^{*} dsPIC33 DSC QM development flow is very rigorous. SMALL incremental efforts were needed for ISO 26262 compliance

[†] Certification by TÜV Rheinland is in progress and targeted to be completed by mid-2022

dsPIC33CK512MP608 - Functional Safety Readiness

- "Functional Safety Ready" products offer the following to help you achieve ISO 26262, IEC 60730 and IEC 61508 certification
 - AEC-Q100-qualified silicon with hardware safety features
 - SGS-TÜV SaaR certified Failure Modes, Effects, and Diagnostic Analysis (FMEDA) report & Functional Safety Manual
 - TÜV SÜD-certified MPLAB® XC16 compiler and a fully qualified and complete development environment
- Diagnostic software libraries
 - IEC 61508 SIL 2 compliant Diagnostic software libraries in roadmap
 - Benchmarking Software and Compliance Management Tools (LDRA)





AUTOSAR Ready dsPIC33C DSCs

Supported Target MCUs with ASR 4.3.1	Sagitta, Sagitta+ and Sagitta++ dsPIC33CH512MP508, dsPIC33CK256MP508, dsPIC33CK256MC508 dsPIC33CK512MP608, dsPIC33CK512MPT608, dsPIC33CK1024MP710					
ASPICE L1/ASIL B compliant MCAL Drivers	ADC	Port, DIO	GPT	SPI	DMA	
	ICU	MCU, Core Test, CRC	PORT	FLS	MSI	
	PWM	WDG	CAN-FD	LIN	UART	
Toolchain	MPLABX IDE with TÜV SÜD-certified XC16 functional safety compiler MPLAB Tools and Lauterbach Debugger					
Vector's MICROSAR	 AUTOSAR solution for the dsPIC33CH Dual-Core DSCs and dsPIC33CK Single-Core DSCs MICROSAR BSW is ready for dsPIC33C DSCs CAN-FD and LIN MCALs from Vector are available Basic MCALs (MCU, Port, DIO, PWM) from Microchip are integrated into MICROSAR BSW Other MCALs development and integration in progress – To be completed by CQ2'22 					
VECTOR >						
K-SAR AUTOSAR OSEK KPIT	KPIT's K-SAR AUTOSAR OSEK for the dsPIC33 DSCs OSEK will be available by launch OSEK to be integrated with Vector's MICROSAR					
Operating System / Licensing	Commercial terms apply for ASPICE L1/ASIL B compliant MCAL Drivers AUTOSAR BSW and OSEK will be part of the Third-Party Base Software					



Agenda


- dsPIC33C Device Families Overview
- dsPIC33CK Devices
- SMPS Peripheral Set
- Functional Safety Applications
- Secure Applications



Security for Connected Applications

Sagitta+


















Security for Automotive Applications

Sagitta++






Immutable Secure Boot











dsPIC33CK512MPT608 High-Performance Secure DSCs

100MHz High-Performance DSCs with Integrated Secure Subsystem

- CodeGuard™ Protection for Immutable Secure Boot
- Flash configurable as One Time Programmable (OTP) memory
- Disable Debug mode
- Integrated secure subsystem makes product level FIPS 140-2 certification easier



Advanced Security Features (Integrated Off-Die HSM)

- Secure Private/Secret Keys Storage, X.509 certificate validation and storage
- RSA & ECC signature Generation & Verification, Key agreement
- ECDSA sign, SHA256 HMAC, RSA/ECC/AES/SHA Authentication, AES/ECC Key Generation
- High-quality RNG, NIST SP800-90 A/B/C
- Secure Subsystem's Advanced Crypto Engine algorithms have achieved JIL HIGH Rating and are certified by FIPS as per Cryptographic Algorithm Validation Program (CAVP)
- Secure Subsystem with FIPS 140-2 Module Level 2, HW Protection Level 3 certification as per Cryptographic Module Validation Program (CMVP) [in progress]

ISO 26262 (ASIL B) and IEC 61508 (SIL 2) Functional Safety Ready












dsPIC33CK Secure DSC offers <u>Robust Security</u> while maintaining the <u>Simplicity of a</u>

Normal MCU







Live Update

Data Center Specific Feature

- High availability systems requiring S/W updates with zero downtime, maintaining continuous operations
- Live Update Features in dsPIC33CK and dsPIC33CH Devices:
 - Dual Flash and PRAM partitions
 - Fast switchover between partitions
 - Transparently fits between compensator updates to PWM
 - Complete development tools support
 - No reset required to run updated code

What can be Live Updated?

Compensator coefficients
Lookup Tables values or
other constants

System Firmware

Compensator Algorithm



Thank you!

May the power be with you!

