


## And-Inverter-Graph (AIG)

- only AND and NEGATION operators
- compact gate-level data-structure (bitstuffing)
- pioneered by IBM (equivalence checking)  
[KühlmannGanaiParuthi-DAC'01]
- simplifies algorithms (synthesis & verification)
- ABC from Berkeley uses AIGs heavily
  - FPGA synthesis
  - DAG aware rewriting  
[MishchenkoChatterjeeBrayton-DAC'06]
- standardized file format AIGER  
[Biere'07] [BiereWieringaHeljanko'11]
  - structural SAT tracks
  - Hardware Model Checking Competition
  - variant in synthesis competition

## XOR as AIG




negation/sign are edge attributes


not part of node


$$x \oplus y \equiv (\bar{x} \wedge y) \vee (x \wedge \bar{y}) \equiv \overline{\overline{(\bar{x} \wedge y)} \wedge \overline{(x \wedge \bar{y})}}$$

4-bit adder



8-bit adder





bit-vector of length 16 shifted by bit-vector of length 4


“barrel shifter”

## Binary Multiplication


$$\begin{array}{r} 1111 \cdot 1101 \\ \hline 1101 \\ 11010 \\ 110100 \\ 1101000 \\ \hline 11000011 \end{array}$$

$$15 \cdot 13 = 195$$


# Multipliers




8-Bit Multiplier of Boolector



# 8-Bit Array Ripple Carry Multiplier



# 8-Bit Wallace-Tree Carry-Lookahead Multiplier





## Fast Propagate and Generate Adders

$$p = x \vee y$$

propagate

$$g = x \wedge y$$

generate

$$c_{out} = g \vee p \wedge c_{in}$$

carry

$$p_i = x_i \vee y_i$$

propagate

$$g_i = x_i \wedge y_i$$

generate

$$c_{i+1} = g_i \vee p_i \wedge c_i$$

carry

$$\begin{aligned} c_0 &= 0 \\ c_1 &= g_0 \\ c_2 &= g_1 \vee p_1 \wedge g_0 \\ c_3 &= g_2 \vee p_2 \wedge g_1 \vee p_2 \wedge p_1 \wedge g_0 \\ c_4 &= g_3 \vee p_3 \wedge g_2 \vee p_3 \wedge p_2 \wedge g_1 \vee p_3 \wedge p_2 \wedge p_1 \wedge g_0 \end{aligned}$$

Now apply parallel prefix scan algorithm from parallel computing!