
### And-Inverter-Graph (AIG)

- only AND and NEGATION operators
- compact gate-level data-structure (bitstuffing)
- pioneered by IBM (equivalence checking) [KühlmannGanaiParuthi-DAC'01]
- simplifies algorithms (synthesis & verification)
- ABC from Berkeley uses AIGs heavily
  - FPGA synthesis
  - DAG aware rewriting
    [MishchenkoChatterjeeBrayton-DAC'06]
- standardized file format AIGER[Biere'07] [BiereWieringaHeljanko'11]
  - structural SAT tracks
  - Hardware Model Checking Competition
  - variant in synthesis competition


#### XOR as AIG




#### negation/sign are edge attributes

not part of node

$$x \oplus y \equiv (\overline{x} \wedge y) \vee (x \wedge \overline{y}) \equiv \overline{(\overline{x} \wedge y)} \wedge \overline{(x \wedge \overline{y})}$$






bit-vector of length 16 shifted by bit-vector of length 4

"barrel shifter"


# Binary Multiplication


1	1	1	1	•	1	1	0	1
					1	1	0	1
				1	1	0	1	
			1	1	0	1		
	1	1 <sub>2</sub>	12	02	1 <sub>1</sub>	0	0	
	1	1	0	0	0	0	1	1

## Multipliers




# 8-Bit Multiplier of Boolector





## 8-Bit Wallace-Tree Carry-Lookahead Multiplier



### Fast Propagate and Generate Adders

Now apply parallel prefix scan algorithm from parallel computing!