


binary_counter.v x binary_counter_tb.v x Untitled3 x

Q Scope Sources Objects Protocol Instances

Name	Value
clk	1
reset	0
> q[3:0]	0

Timing diagram showing clock (clk) and reset signals over time. The clock is a periodic square wave. The reset signal is low. The output q[3:0] is shown as a sequence of hexadecimal values: 6, 7, 8, 9, a, b, c, d, e, f, 0. The time axis ranges from 80,000 ns to 180,000 ns.



?



```
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: counter

-----
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.168 ; gain = 0.000
-----
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Asus/4-bit Binary counter/4-bit Binary counter.srcs/sources_1/new/binary_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/Asus/4-bit Binary counter/4-bit Binary counter.srcs/sources_1/new/binary_counter.v:23]
-----
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.168 ; gain = 0.000
-----
Start Handling Custom Attributes
-----
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.168 ; gain = 0.000
-----
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.168 ; gain = 0.000
-----
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2335.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete: : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2345.484 ; gain = 20.316
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2345.484 ; gain = 20.316
```

