NAME:	STUDENT NUMBER: V00	

## UNIVERSITY OF VICTORIA EXAMINATIONS AUGUST 2011

## C SC 230 - Introduction to Computer Architecture and Assembly Language CRN 30178

TIME: 3 hours

**INSTRUCTOR:** Julie Beeston

**TOTAL MARKS: 117** 

TO BE ANSWERED ON THE PAPER

Question No.	Value	Mark	Question No.	Value	Mark
1	15		8	14	
2	2		9	3	
3	3		10	3	
4	12		11	10	
5	8		12	10	
6	4		13	10	
7	6		Total	100	

## INSTRUCTIONS:

- 1. STUDENTS MUST COUNT THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE, AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE INVIGILATOR
- 2. This examination paper consists of 16 pages including this cover page plus 2 pages of Appendix (1 page double sided).
- 3. No aids are permitted. However, an Appendix describing the ARM instruction set is provided for your use.
- 4. The marks assigned to each question are shown within square brackets. Partial marks are available for all questions.
- 5. Please be precise but brief, and use point form where appropriate.
- 6. It is strongly recommended that you read the entire exam through from beginning to end before beginning to answer the questions.

[3] [4]	addcs r0, r0, #1 bne loop		
		R1 each time the code reaches line [4]?	
Loop	nay be more lines than 1	R1	
Initial Value	0	101100002	
1			
2	,		
3			
4			
5			/10
b) [2] Descril	oe in a single sentence v	what this function does.	

instructions are 4 bytes in size.)
The sequence of steps for the Fetch phase is shown in Table 1 and it follows the type of CPU organization seen in the lecture notes.
Imitate the style and level of detail when answering parts the

question below.

/5

Step	Action
1.	PC → MAR
2.	MAR → Address Bus
3.	Read Signal → CTRL
4.	PC → ALU
5.	#4 → ALU input

Step	Action
6.	Add Signal → ALU CTRL
7.	ALU Output → PC
8.	Wait for mem read to finish
9.	Data bus → MDR
10.	MDR → IR

Table 1. Steps Performed during the Fetch Phase of an Instruction.

Give the detailed steps performed during the phases which follow Fetch for the instruction:

movs	r1, r1, LSL #1		
		•	
			·
•			•
	~		
		•	
	•		
•			
•			
			`
			į

n interrupt-service routine?			•
	•		
•			
			· ·
			/
	•	,	
	•		
•			
		,	
	•	•	
•			•
·			
ust be refreshed every 64m	at dynamic random access n s. Suppose that we have a I nd that each row can be refi	DRAM chip which has	
ust be refreshed every 64m 100 rows of 8 bytes each, ar cles. The clock speed is 1M	s. Suppose that we have a I nd that each row can be refi IHz (1,000,000 cycles per se	DRAM chip which has reshed in 4 clock econd).	
ust be refreshed every 64m 00 rows of 8 bytes each, ar cles. The clock speed is 1M	s. Suppose that we have a I nd that each row can be refi IHz (1,000,000 cycles per se	DRAM chip which has reshed in 4 clock econd).	
ust be refreshed every 64m 00 rows of 8 bytes each, ar cles. The clock speed is 1M	s. Suppose that we have a I nd that each row can be refi IHz (1,000,000 cycles per se	DRAM chip which has reshed in 4 clock econd).	
ust be refreshed every 64m 00 rows of 8 bytes each, ar cles. The clock speed is 1M	s. Suppose that we have a I nd that each row can be refi IHz (1,000,000 cycles per se	DRAM chip which has reshed in 4 clock econd).	
ust be refreshed every 64m 00 rows of 8 bytes each, and cles. The clock speed is 1M [1] How many clock cycle  (1) Given the number of	s. Suppose that we have a Ind that each row can be refu IHz (1,000,000 cycles per se s are needed to refresh the	ORAM chip which has reshed in 4 clock econd). entire DRAM chip?	
ust be refreshed every 64m 00 rows of 8 bytes each, and cles. The clock speed is 1M [1] How many clock cycle  (1) Given the number of	s. Suppose that we have a Ind that each row can be refu IHz (1,000,000 cycles per se s are needed to refresh the	ORAM chip which has reshed in 4 clock econd). entire DRAM chip?	/.
ust be refreshed every 64m 00 rows of 8 bytes each, and cles. The clock speed is 1M [1] How many clock cycle () [1] Given the number of	s. Suppose that we have a Ind that each row can be refu IHz (1,000,000 cycles per se s are needed to refresh the	ORAM chip which has reshed in 4 clock econd). entire DRAM chip?	/.
ust be refreshed every 64m 00 rows of 8 bytes each, and cles. The clock speed is 1M [1] How many clock cycle  (1) Given the number of	s. Suppose that we have a Ind that each row can be refu IHz (1,000,000 cycles per se s are needed to refresh the	ORAM chip which has reshed in 4 clock econd). entire DRAM chip?	/:
ust be refreshed every 64m 00 rows of 8 bytes each, ar cles. The clock speed is 1M [1] How many clock cycle  (a) [1] Given the number of they equivalent to?	is. Suppose that we have a Ind that each row can be refulffix (1,000,000 cycles per sets are needed to refresh the clock cycles from above, he	DRAM chip which has reshed in 4 clock econd). entire DRAM chip?  Dw much time, in ms,	/:
ust be refreshed every 64m 1000 rows of 8 bytes each, and cles. The clock speed is 1M of [1] How many clock cycle of [1] Given the number of e they equivalent to?  [1] Let your answer from the freshing the DRAM chip? (1)	as. Suppose that we have a Ind that each row can be refited that (1,000,000 cycles per sets are needed to refresh the clock cycles from above, he above be N ms. What fract Give you answer as a simple	DRAM chip which has reshed in 4 clock econd). entire DRAM chip?  ow much time, in ms, ion of time is spent	/.
ust be refreshed every 64m 1000 rows of 8 bytes each, and cles. The clock speed is 1M of [1] How many clock cycle of [1] Given the number of e they equivalent to?  [1] Let your answer from the freshing the DRAM chip? (1)	as. Suppose that we have a Ind that each row can be refited that (1,000,000 cycles per sets are needed to refresh the clock cycles from above, he above be N ms. What fract Give you answer as a simple	DRAM chip which has reshed in 4 clock econd). entire DRAM chip?  ow much time, in ms, ion of time is spent	/.
ust be refreshed every 64m 000 rows of 8 bytes each, and cles. The clock speed is 1M of [1] How many clock cycle of [1] Given the number of e they equivalent to?  [1] Let your answer from the freshing the DRAM chip? (1)	as. Suppose that we have a Ind that each row can be refited that (1,000,000 cycles per sets are needed to refresh the clock cycles from above, he above be N ms. What fract Give you answer as a simple	DRAM chip which has reshed in 4 clock econd). entire DRAM chip?  ow much time, in ms, ion of time is spent	/.
ust be refreshed every 64m 1000 rows of 8 bytes each, and cles. The clock speed is 1M of [1] How many clock cycle of [1] Given the number of e they equivalent to?  [1] Let your answer from the freshing the DRAM chip? (1)	as. Suppose that we have a Ind that each row can be refited that (1,000,000 cycles per sets are needed to refresh the clock cycles from above, he above be N ms. What fract Give you answer as a simple	DRAM chip which has reshed in 4 clock econd). entire DRAM chip?  ow much time, in ms, ion of time is spent	/`.
Question 3. [3] Assume that the property of the clock speed is 1M (200) The clock speed is 1M (201) [1] How many clock cycles (201) [1] Given the number of they equivalent to?  (2) [1] Let your answer from freshing the DRAM chip? (2) (3) (4) (4) (4) (5) (6) (6) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7	as. Suppose that we have a Ind that each row can be refited that (1,000,000 cycles per sets are needed to refresh the clock cycles from above, he above be N ms. What fract Give you answer as a simple	DRAM chip which has reshed in 4 clock econd). entire DRAM chip?  ow much time, in ms, ion of time is spent	/_

**Question 4.** [12] Fill in the table below with the appropriate information about the instructions.

Instruction	Addressing Modes	What it does (Use
	(ALL Operands)	appropriate notation).
LDR R0,=X		
CMP R1,#0		
Civil 1(1),"O		
•	·	•
STR R1,[R2,#4]!		
		·

/12

/1

**Question 5.** [8] Figure 2 shows the possible organization of a 4-stage pipeline. Interstage buffers F: Fetch instruction + instruction operation results fetch operand FIGURE 2. A 4-stage Pipeline a) Explain what happens during the first 6 clock cycles given this structure for a sequence of instructions labeled Ii, I2, I3, I4, and I5. That is, show in which phase of the pipeline they are. Time → \ Clock 1 2 3 4 5 6 \cycle Instruction /3  $\mathbf{I}_1$  $I_2$ Iз  $\mathbf{I}_4$  $I_5$ b) Define the speedup which could possibly be obtained, in the best case, by using a pipeline with m stages executing N instructions. Using your table above, give a good explanation of your answer (do not just state a formula). /3c) In the example above, which time slots are the most efficient/effective in terms of CPU usage? Why? /1 d) Given this structure, what is the penalty incurred from a

branch?

Question 6. [4] Consider the sequence of ARM instructions listed below. Where in this sequence might pipelining hazard(s) occur? Give the line number of the instruction, and state which kind of hazard it could be. Assume that the branch in line 5 is taken. LDR r1,=myData LDR r1,[r1] SUBS r2,r2,#1 BEQ L1 @taken!!! STR r1, [r5] [7] L1: STR r1, [r4] [8] /4 Question 7. [6] Amdhal's law was discussed, stated as: Speedup = 1(a) [2] Define f and p. /6 (b) [4] What is the meaning of this law, or what is its impact? What does it say about increasing the number of processing elements and the effect on performance?

/14

with the following charac with byte addressable me	teristics. The compute mory; this implies a vi The main memory (R	r has a 32-bit address space rtual address space which is AM memory) is 1 GB in size.
D) Fd1 XX		
(given the number hexadecimal digits	of pages stated above)	sent the page table numbers P Also state the number of
addresses shown be table contains the e entries in the page sequence of addres	entries shown on the le table are shown as em ses in main memory w	sequence of memory ecimal) and that the page of the Invalid (unmapped) pty. Show the corresponding which the virtual addresses are ped, show your answer as the
$ \begin{array}{ccc} 0 & 0 \times 1234 \\ 1 & 0 \times 2257 \end{array} $	0x00051255 0x00024788	
2 0x8048 3 - 4 0x1387	0x0003851	<b>&gt;</b>
5 0x0001 6 -	0x00041121 0x00066666	
Page Table	0x00001111 Virtual Table	Corresponding real
frames in the main a operating system has execution? Your an	program is running an memory are currently in the to do to allow the	address d incurs a page fault. All in use. What does the program to continue as a sequence of steps me write back.)

Question 9. [3] Suppose that execution time for a program is directly proportional only to instruction access time. Access time to an instruction is 2 ns from the cache and 18 ns from memory. The probability of a cache hit is 98%. In the case of a cache miss, the instruction is fetched from main memory and copied into the cache, and then a second access must take place to copy the instruction from the cache (this time it will be a hit).  (a) [1] Compute the execution time of a program with 100 instructions without the cache (an expression is fine).	
(b) [1] Compute the execution time of a program with 100 instructions with	
the cache (an expression is fine).	
	/3
(c) [1] If the cache size is doubled, the probability of not finding an instruction is cut in half. Compute the execution time of a program with 100 instructions with the larger cache (an expression is fine).	
Question 10. [3] Give 3 general differences between L1 (primary) cache and L2 (secondary) cache.	
	/3


```
Question 11. [10] Fill in the missing portion of the program below that
 determines the largest integer in an unordered non-empty array.
 @This program determines the largest integer in an unordered
 @ non-empty array
 @Pseudo- code:
  A)[3] Fill in the Pseudo code here. NOTE: C CODE is acceptable.
 @ Register use: r1 <->array size; r2<->array address;
 (a) r3<->tempmax; r0<->index count and r4<-> array element
        .text
        .global start
        .equ
              EXIT,0x11
 _start: LDR r1,=size
                                    @get array size
        LDR r1,[r1]
        LDR r2,=array
                             @get start of array
 B) [3] Fill in the main section of the code here
       LDR r2,=max
exit:
                                   @store tempmax in variable max
       STR
              r3,[r2]
       SWI
              EXIT
       .data
size:
       .word 10
array: .word 10,-2,12, 13,-5,6,9,11,13,-2
       skip
max:
       .end
```

```
C) Write the equivalent of the following C code in ARM Assembler
#define SEED 3
int random = SEED;
for (int i = 1; i < 20; i++)
     print('*');
      random = random + 3
      random = random & 0x3
                               // Bitwise And
     if (random == 0)
          break;
.equ
          SWI PrStr, 0x69
          Console, 1
.equ
          SEED, 0x3 @A seed for a pseudo random number
.equ
                                                                            /3
.data
      Star: .asciz
b) Would it be more efficient to restructure the loop so it counts down from
19 to 0 instead? If so, why?
                                                                           /1
```

Question 12. [10] Some first year students ask you questions and you	
need to answer them clearly and precisely, with the main goal being of complete understanding on their part, without writing a long essay.	
Show what a great Tarabina Assistant your rould had	
Show what a great Teaching Assistant you could be!	·
(a) [3] Can you state at least 3 main characteristics which differentiate	
between static and dynamic RAM? Explain how they apply to each.	1
(b) [2] Whore is static DAM and mathematical in the DAM	
<b>(b)</b> [2] Where is static RAM used mostly and where is dynamic RAM used mostly?	
useu mostry:	I
·	
(c) [1] What is volatile and non-volatile memory?	
	/10
	1
(d) [1] What is an example (or application) of non-volatile memory?	
	•
(e) [3] Access to data on disk is much slower than to data in main memory.	
What are the factors in computing disk access time? Just state, do not need to	
describe	

## **Question 13. [10]**

You are involved in the design of a system which needs to have a 32-bit address bus and a 16-bit data bus. The system is expected to be byte-addressable for everything and a word is defined to be 16 bits (2 bytes). There are both peripherals and memory units to be connected within it and it is expected that the whole address space will be used. The diagram on the next page may help you visualize the required answers to the questions. State the answers in the appropriate boxes. Leave the values in the answers as powers of 2 or simple approximations to them or simple factors - there is no need to give the actual number.



This page is intentionally blank. Use it for scrap paper if needed.