UNIVERSITY OF VICTORIA FINAL EXAM DECEMBER 2010

Course Name & No.:	C SC 230 - Introduction to Computer Architecture and Assembly Language
Section(s):	A01 and A02
CRN:	10853
Instructor:	M. Serra
Duration:	3 hours
STUDENT NUMBER:	

Question No.	Value	Mark	Question No.	Value	Mark
1	10		10	. 9	77.
2	8.		11	8	
3	2		12	6	
4	3		13	9	
5	8		14	15	
6	12		15	12	
7	. 8		16	4	
8	4		17	14	
9	10		TOTAL	142	

INSTRUCTIONS:

- 1. Students must count the number of pages and report any discrepancy immediately to the Invigilator.
- 2. This examination paper has a total of 14 pages including this cover page and 2 pages of handout.
- 3. No aids are permitted. However, an Appendix describing the ARM instruction set is provided.
- 4. The marks assigned to each question are shown within square brackets. Partial marks are available for all questions.
- 5. This exam is to be answered on the paper.
- 6. It is strongly recommended that you read the entire exam through from beginning to end before beginning to answer the questions.

0
~
à
Ü
E
Č
5
$\bar{\Xi}$
Д
7
囝
4
ΑP
V

Operation	Assembler	Action	
Move	MOV{S} Rd, <oprnd2></oprnd2>	Rd := Opmd2 {CPSR}	Pre-inde
	MVN{S} Rd, <0pmd2>	Rd := NOT Oprnd2 {CPSR}	
Arithmetic	ADD{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn + Oprnd2 {CPSR}	-
	ADC(S) Rd, Rn, <oprnd2></oprnd2>	Rd := Rn + Opmd2 + Carry {CPSR}	
	SUB{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn - Opmd2 {CPSR}	
	SBC{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn + Opmd2 + Carry {CPSR}	
	RSB{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Oprnd2 - Rn {CPSR}	
	RSC{S} Rd, Rn, <opmd2></opmd2>	Rd := Opmd2 - Rn - NOTCarry {CPSR}	
	MUL{S} Rd, Rm, Rs	Rd := Rm * Rs {CPSR}	Post-inde
	MLA{S} Rd, Rm, Rs, Rn	Rd := Rm * Rs + Rn {CPSR}	
	CLZ Rd, Rm	Rd := # leading zero in Rm	- .
Logical	AND{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn AND Opmd2 {CPSR}	
	EOR{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn EXOR Opmd2 {CPSR}	
	ORR{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn OR Oprnd2 {CPSR}	
	TST Rn, <0pmd2>	Update CPSR on Rn AND Oprad2	
	TEQ Rn, <0prnd2>	Update CPSR on Rn EOR Oprnd2	
	BIC{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn AND NOT Oprnd2 {CPSR}	
	NOP	R0 := R0	
Compare	CMP Rd, <0pmd2>	Update CPSR on Rn - Opmd2	
Branch	B{cond} label	R15 := label	
	BL{cond} label	R14 := R15-4; R15 := label	
Swap	SWP Rd, Rm	temp := Rn; Rn := Rm; Rd := temp	
Load	LDR Rd, <a_mode2></a_mode2>	Rd := address	
	LDM <a_mode4l> Rd{!}, <reglist></reglist></a_mode4l>	Load list of registers from [Rd]	
Store	STR Rd, <a_mode2></a_mode2>	[address]:= Rd	
	STM <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rd]	
SWI	SWI <immed_24></immed_24>	Software Interrupt	

	Addressing	g Mode 2	Addressing Mode 2 - Data Transfer	
dexed	Immediate offset	ffset	[Rn, #+/- <immed_12>]{!}</immed_12>	
	Zero offset		[Rn]	
	Register offset	et	[Rn, +/-Rm]{!}	
	Scaled register offset	er offset	[Rn, +/-Rm, LSL # <immed_5>]{!}</immed_5>	>]{!}
			[Rn, +/-Rm, LSR# <immed_5>]{!}</immed_5>	1(1)
	,		[Rn, +/-Rm, ASR # <immed_5>]{!}</immed_5>	>]{!}
			[Rn, +/-Rm, ROR # <immed_5>]{!}</immed_5>	× (1)
			[Rn, +/-Rm, RRX]{!}	
ndexed	Immediate offset	fset	[Rn], #+/- <immed_12></immed_12>	
	Register offset	**	[Rn], +/-Rm	
	Zero offset		[Rn]	
	Scaled register offset	r offset	[Rn], +/-Rm, LSL # <immed_< td=""><td>\$.</td></immed_<>	\$.
		,	[Rn], +/-Rm, LSR # <immed_5></immed_5>	_
		1	[Rn], +/-Rm, ASR # <immed_5></immed_5>	۸
•			[Rn], +/-Rm, ROR # <immed< td=""><td>\$</td></immed<>	\$
			[Rn], +/-Rm, RRX	
•				
	[Key to tables	bles	
	{puoɔ}	See Cor	See Condition Field	
	<0pmd2>	See Operand 2	erand 2	
	; ;			

	Key to tables
{puop}	See Condition Field
<oprad2></oprad2>	See Operand 2
{8}	Updates CPSR if present
<immed></immed>	Constant
<a_mode2></a_mode2>	See Addressing Mode 2
<a_mode4></a_mode4>	See Addressing Mode 4
<reglist></reglist>	List of registers with commas
{1}	Updates base register if present

Ope	Operand 2
Immediate value	# <immed_8></immed_8>
Logical shift left immediate	Rm, LSL # <immed_5></immed_5>
Logical shift right immediate	Rm, LSR # <immed_5></immed_5>
Arithmetic shift right immediate	Rm, ASR # <immed_5></immed_5>
Rotate right immediate	Rm, ROR # <immed_5></immed_5>
Register	Rm
Rotate right extended	Rm, RRX
Logical shift left register	Rm, LSL Rs
Logical shift right register	Rm, LSR Rs
Arithmetic shift right register	Rm, ASR Rs
Rotate right register	Rm, ROR Rs

BQ CS CS CC CS CC CS CC CC CS CC CC CC CC

Hex	00	01	02	03	04	05	90	20	80	60	0A	· 80	D0	G 0	30	0F
Bin	00000000	100000000	00000010	00000011	000000100	00000101	00000110	00000111	00010000	00001001	01010000	00001011	0001100	00001101	00001110	00001111
Dec	0	1	2	3	4	5	9	7	∞	. 6	10	11	12	13	14	15

						Ω	0		2	3	
e Data Transfer	dod	Full Descending	Empty Descending	Full Ascending	Empty Ascending	Stack push	Empty Ascending	Full Ascending	Empty Descending	Full Descending	
Aultipl	Stack pop	FD	ED	FA	ВA	Stack	EA	FA	ED.	FD	
Addressing Mode 4 - Multiple Data Transfer	oad	Increment After	Increment Before	Decrement After	Decrement Before	store.	Increment After	Increment Before	Decrement After	Decrement Before	
Ψ	Block load	ΙΑ	138	DA	DB	Block store	IA	В	DA	DB	

D	BIN	н	Q	BIN	Н	H D	BIN	Н	D	BIN	Н
	00000000	00	4	00000100 04	04	8	000010000	80	12	08 12 00001100	ည
	00000001	01 5	S	00000101 05	05	6	00001001	09 13	13	00001101	9
7	00000010	20	9	000000110 06 10	90	10	00001010	0A 14	14	00001110	OE
8	00000011	03 7	7	00000111 07 11	20	11	00001011	0B	15	0B 15 00001111	OF.

Question 1. [10] The main part of a program is calling a function named FOO passing to it 6 parameters. The first 4 parameters have already been placed in registers R0,R1,R2 and R3, as the standard conventions expect (their type is irrelevant at this point). The next two parameters, the 5th and 6th ones, are currently in registers R9 and R8 and need to be pushed on the stack, again following the C convention, from right to left - this implies that the 6th parameter is pushed on the stack first! After executing, FOO returns an integer which will be placed in R0 (as the standard conventions expect). Thus FOO would be something of the form: direction of stack growth


Result = $FOO(A,B,C,D,E,F)$;	
(a) [2] State the ARM instruction(s) needed in the main part to place the 5th and 6th parameter on the stack as expected by FOO.	(b) [2] Draw the stack after execution of your instruction(s). Show the Stack pointer.
	low memory address to uother the control of the co
	high memory address
they are expected to be returned unchanged. Mo R10 for local computation. State what the first arenforce this protocol. First: Last: (d) [4] The system stack may have been changed by content of the stack, with appropriate pointers, is stated.	the instructions you gave above. Draw the
	low memory address low memory address high memory
	high memory address

Question 2. [4] [8] The C language provides two different ways to process the elements of an array, as illustrated by the following two versions of a function for summing the elements of an array.

```
int Plus1( int *L, int N ) {
    int i, p;
    i = p = 0;
    while( i<N ) {
        p += L[i]; i++;
    }
    return p;
}</pre>
```

```
int Plus2( int *L, int N ) {
    int *LEnd, p;
    p = 0;
    LEnd = L+N;
    while( L < LEnd ) {
        p += *L; L++;
    }
    return p;
}</pre>
```

(a) [4] Assuming that L, N, i and p are held in registers R1, R2, R3 and R4 respectively, give the ARM assembly language code which corresponds to the two statements p += L[i]; i++; in *Plus1*. Please note carefully that you must give the code *only* for the two statements, *not* for the whole loop/function.



SetButtonsArr which you were e	ay which was given to yo expected to understand fu	evator controller (assignment ou. The function contained t lly. Show now your unders line, given that initially R0	tanding by stating what the
clz r1, rsb r0,	r0 @count r1,#32 @positi	leading zeros on of leading 1 button-1	
Value in R0 =			
Question 4. [3] Crepresentation show	iven the 4-bit hexadecimal nown in each heading:	number below, state the decin	nal equivalent according to the
Hexadecimal	Unsigned Integer	2's Complement	Signed Magnitude
D			
Question 5. [8] (a static and dyn) [3] Can you state at least amic RAM? Explain how	3 main characteristics which they apply to each.	ch differentiate between
(b) [2] Where is st	atic RAM used mostly and	d where is dynamic RAM u	seed mostly in a system?
	and it is the about mostly and	a where is aynamic resiving	sed mostly in a system:
(c) [1] What is nor	n-volatile memory?		
(d) [2] Access to d	ata on disk is much slowe k access time? Just state, y	er than to data in main men you do not need to describe	nory. What are the factors in fully.

Question 6. [12] Consider the ARM program below.

- (a) [4] Trace it and give the result for R0 where indicated next to the code itself.
- (b) [2] What does the function Mystery do? Give a precise explanation in English of what it does its purpose as you would explain it in the top few lines of header documentation. It is not appropriate to give a line by line summary of the execution.

```
NUL, 0 ; Null character
     .equ
              SWI EXIT, 0x11
    ∴equ
    .text
     .global start
            ldr r1,=M1
 start:
     ldr
              r2,=M2
     b1
            Mystery
                       @ int:r0 Mystery
            @(&M1:r1,&M2:r2)
0 here the result is in r0 and it is printed
     ==> fill in for RO here
     1dr r2,=M3
                                           R0 =
                                                                [2]
     bl
                       @ int:r0 Mystery
             Mystery
                        @(*M1:r1; *M3:r2)
here the result is in r0 and it is printed
    ==> fill in for RO here
     SWI
             SWI EXIT
                       @ end of program
Mystery:
             sp!,{r1-r4,lr}
                                           R0 =
                                                                [2]
     STMFD :
     mov
              r0,#0
AGAIN:
     ldrb
             x3,[x1],#1
     ldrb
            r4, [r2],#1
              r4,#NUL
     cmp
     beq
             Return
     cmp
              r3, r4
    beq
             AGAIN
WHY: mov?
             r0,#-1
Return:
            LDMFD
                     sp!,{r1-r4,pc};
    .data
   .asciz
                   "abcdabcca"
M1:
        .asciz
M2:
                 "abcd"
    .asciz
м3:
                   "bcc"
    .end
```

	- •	11, char *M2) {			
•						
	,					
•						
•						
				•		
-t' 7 [O]	E 1. 1. 0					
ical question	s in a co-op job	what happens we interview, that is your answer).	then dynamic links, be clear and pre	ing is used. Pre	tend that this i	s one ould or
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ing is used. Pre	tend that this i	s one ould or
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ing is used. Pre	tend that this i	s one ould or
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ing is used. Pre	tend that this i	s one ould on
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ing is used. Pre	tend that this i	s one ould on
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ecise, but also co	tend that this i	s one ould or
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ecise, but also co	tend that this i	s one ould or
ical question	s in a co-op job	interview, that is	then dynamic links, be clear and pre	ecise, but also co	tend that this i	s one buld on

Question 8. [4] Program execution time, T, can be defined as:

$$T = \frac{N \times S}{R}$$
 where

- T is the total elapsed time,
- N is the number of machine language instructions used during the execution (not necessarily the number of machine instructions in the object code),
- *S* is the number of basic steps needed to execute one machine instruction (where each basic step is assumed to take 1 clock cycle),
- R is the clock rate.

You are asked to examine T for a certain high-level language program. The program can be run on a RISC or a CISC computer. Both computers use pipelined instruction execution and have the same clock rate R. However pipelining in the RISC machine is more effective than in the CISC machine, such that the effective value of Sr for the RISC machine is 1.2, but it is Sc = 1.5 for the CISC machine. The machine code for RISC and CISC produced from the respective compilers contains a different number of executable instructions, labelled Nr and Nc, respectively, with Nc having 80% of the number of instructions of Nr (i.e. the CISC program has fewer executable instructions). What can you conclude about the performance of this program on the two systems? Show your reasoning.

(a) [1] State the equation for the elapsed time in RISC:	Tr =
(b) [1] State the equation for the	
elapséd time in CISC:	Tc=
(c) [2] Substitute values for <i>Sc, Sr, Nc</i> and about the relative performances <i>Tr</i> are	Nr in the equations above and state your conclusions and Tc
·	

Question 9. [10] (a) [4] There is at least one READ command issued by the CPU for each instruction. It occurs during the "Fetch" cycle, namely to copy the instruction from memory into the IR. After decoding, does the ARM instruction "ADDS R2, R2, #3" need another bus cycle to access memory for either a READ or a WRITE? Answer YES or NO and then state what the instruction is supposed to do.


(What does the instruction do?	CIRCLE one: YES or NO

What does the instruction do?	CIRCLE one: YES or NO
· •	
•	
code, what is stored in the instruction itself? You a the exact content – state only what "kind" of info	are absolutely NOT expected to be able to
code, what is stored in the instruction itself? You a the exact content – state only what "kind" of info	are absolutely NOT expected to be able to
code, what is stored in the instruction itself? You a the exact content – state only what "kind" of info	are absolutely NOT expected to be able to
[2] When "STR R2, [R3,R5, LSL #4]" is transcode, what is stored in the instruction itself? You at the exact content – state only what "kind" of inforportions.	are absolutely NOT expected to be able to

Question 10. [9] For each feature listed below, indicate with an "X" in the appropriate box(es) whether it usually appears in a RISC-based system, in a CISC-based system, or in neither. It is OK to tick both the RISC and CISC boxes if the feature applies to both. (Note the emphasis on the word 'usually' – no common computers can be described as being pure-RISC or pure-CISC in nature.)

Feature	RISC	CISC	Neither
Has a large number of general-purpose registers			
Operands must be in registers for arithmetic instructions			
Has a simple instruction set			
Has a single instruction size (all instructions occupy the same number of bytes)			
Has a single data operand size (all memory operands occupy the same number of bytes)			
An instruction is fetched in each clock cycle			
Every instruction is 4 bytes in size			
The typical instruction allows many addressing modes for its operands			,
Supports interrupts			·

Question 11. [8] Name the two methods of synchronization between a Processor and the Interface chips for the peripherals. Describe each method, very briefly, as presented in class.



Question 12. [6] Suppose you have the following:

- i) a compiler front-end which understands the programming language C
- ii) a compiler front-end which understands the programming language Ada
- iii) a compiler back-end which understands the architecture of the Intel x86 processor
- iv) a compiler back-end which understands the architecture of the PowerPC processor

The intermediate format produced by the front-ends is identical for all four translation and is the input used by the back-ends. Indicate which of the following language translations you can do using the above components:


Translation	YES/NO
C code → Ada code	
$C \text{ code} \rightarrow PowerPC \text{ code}$	
Ada code → ARM code	,
PowerPC code → Intel x86 code	
FORTRAN code → Intel x86 code	
Ada code → PowerPC code	

100 accesses, 90 are L1 misses but are L2 hits, and 10 are L2 misses.	
(a) [3] Compute the hit ratio for L1, that is, the ratio of the number of times the result is in cache to the total number of accesses. State the calculation (equation), you do not need calculate an actual number result.	the L1 1 to
(b) [3] Repeat the process for the L2 cache. State the calculation (equation), you do not necessitate an actual number result.	ed to
(c) [3] Now compute the total effective access time over the whole 10,000 accesses, using the miss times in ns shown above. State the calculation (equation), you do not need to calculation number result.	ne hit and culate an
	· ·
Question 14. [15] Consider a system with Virtual Memory, using an MMU, a Page Table TLB, plus 2 levels of cache, L1 and L2.	and a
(a) [1] Where is the TLB located?	
(b) [1] Where is the Page Table located?	
(c) [1] Where is the MMU located?	
 (d) [12] Suppose the CPU needs access to some data. There are 4 cases: The data is in L1 The data is in L2 The data is in memory Athe data is on disk State algorithmically the steps to be followed in the search and retrieval of this data fo the 4 cases, clearly naming which component in involved and how. 	or each of


Question 13. [9] You have seen the calculation for hit and miss times for system with and without a cache. Now consider a system with a two-level cache, L1 and L2. The L1 hit time is 5 ns, the L2 hit time is 20 ns, and the L2 miss time is 100 ns (that is, this is the time to access memory). Assume that there are 10,000 references from the CPU. Of these, 9,900 are found in L1 (L1 hits). Of the remaining

Case 1: data in L1 cache		
The It date in 11 the carrie		
		•
		•
		'
Case 2: data in L2 cache		
		•
	•	·
Case 3: data is in memory		
ļ		
Case 4: data is on disk		
	•	
		,

Question 15. [12] The diagram below shows a memory and a direct mapped cache organization. It also shows the mapping of a few memory blocks to their cache lines. Redraw the diagram to show what would change if the cache used a 4-way associative mapping strategy and state which cache blocks would be used by the memory blocks in the order presented in the table below.



Memory Block Number	State where it is mapped to a 4-way Associative Cache
0	
1	
2 ¹⁴ -1	
2 ¹⁴	
2 ¹⁴ +1	
2 ²⁷ -2	
2 ²⁷ -1	·



Question 17. [14] Read the following passage and then answer some questions about it.

The graduate advisor of the department is sitting in her office reading e-mail. A student comes to the open office door and asks if she can come in. The student and the graduate advisor start discussing the course requirements for a Master degree. A high pitched noise startles them both. After a few seconds, when the noise repeats itself for the 3rd time, the advisor realizes that her personal cell phone is ringing. Since it could only be a personal call, arriving during work time, she chooses to ignore it, she clicks the phone off and the discussion resumes. However, a short time later a very similar shrill noise interrupts them again and after a couple of seconds it becomes clear that it is the office phone ringing. The advisor excuses herself and answers the phone. While talking, another student appears at the door trying to get her attention, but she waves that student away, gesturing to come back later. After finishing the brief phone call, the advisor hangs up and returns to the student in the office. Soon afterwards, another loud noise intrudes again - this time it is a colleague tapping on the door frame, loudly reminding the advisor of an important meeting which is just about to start. The discussion with the student is immediately terminated and the advisor leaves the office with the colleague. While they are walking to the meeting room, loud bells resonate through the hallway - the fire alarm has been activated. The advisor and her colleague promptly leave the building, and work for that morning is suspended indefinitely.

- (a) We can consider the graduate advisor to be analogous to a CPU which has a number of different tasks to perform, where these tasks are initiated by external events (corresponding to interrupts). List each interrupt and the associated possible task in the table on the next page. (Note: there may be more than one occurrence of a particular interrupt/task combination in which case it is to be listed only once, and the table may have more rows than are needed to answer the question.)
- (b) It is clear that some tasks can interrupt other tasks. For each interrupt listed in the table, show a possible priority number according to how they have been handled in the story above. Note that some events are allowed to share the same priority level. Use 1 for the highest priority task, use 2 for the second highest priority task, etc.
- (c) Each interrupt has to be handled in its own way. For each kind of interrupt which you listed in the table, briefly describe what has to be done to handle the interrupt in the context of the story. For example, "accept or not", "suspend and resume later after ...", "quit task", etc.

	Form of Interrupt and the Associated Task	Action	Priority
A	• INTERRUPT:		
	• TASK:		
В	• INTERRUPT:		,
	• TASK:		
C	• INTERRUPT:		
	• TASK:		
D	• INTERRUPT:		
	• TASK:		
E	• INTERRUPT:		
	• TASK:		
F	• INTERRUPT:		
	• TASK:		
G	• INTERRUPT:		
	• TASK:		·