

## Complete Instruction Set Summary

### Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
<b>Arithmetic and Logic Instructions</b>						
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1	
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1	
ADIW <sup>(1)</sup>	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + 1:Rd + K$	Z,C,N,V,S	2	
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1	
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1	
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1	
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1	
SBIW <sup>(1)</sup>	Rd, K	Subtract Immediate from Word	$Rd + 1:Rd \leftarrow Rd + 1:Rd - K$	Z,C,N,V,S	2	
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1	
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \bullet K$	Z,N,V,S	1	
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1	
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1	
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1	
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V,S	1	
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,S,H	1	
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1	
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FFh - K)$	Z,N,V,S	1	
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S	1	
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S	1	
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1	
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1	
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1	
MUL <sup>(1)</sup>	Rd,Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr (UU)$	Z,C	2	
MULS <sup>(1)</sup>	Rd,Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr (SS)$	Z,C	2	
MULSU <sup>(1)</sup>	Rd,Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr (SU)$	Z,C	2	
FMUL <sup>(1)</sup>	Rd,Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr << 1 (UU)$	Z,C	2	
FMULS <sup>(1)</sup>	Rd,Rr	Fractional Multiply Signed	$R1:R0 \leftarrow Rd \times Rr << 1 (SS)$	Z,C	2	
FMULSU <sup>(1)</sup>	Rd,Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr << 1 (SU)$	Z,C	2	
DES	K	Data Encryption	if (H = 0) then R15:R0 $\leftarrow$ Encrypt(R15:R0, K) else if (H = 1) then R15:R0 $\leftarrow$ Decrypt(R15:R0, K)			1/2
<b>Branch Instructions</b>						
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2	
IJMP <sup>(1)</sup>		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z,$ $PC(21:16) \leftarrow 0$	None	2	
EIJMP <sup>(1)</sup>		Extended Indirect Jump to (Z)	$PC(15:0) \leftarrow Z,$ $PC(21:16) \leftarrow EIND$	None	2	
JMP <sup>(1)</sup>	k	Jump	$PC \leftarrow k$	None	3	

Mnemonics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
RCALL	k	Relative Call Subroutine	PC ← PC + k + 1	None	3 / 4 <sup>(3)(5)</sup>	2 / 3 <sup>(3)</sup>
ICALL <sup>(1)</sup>		Indirect Call to (Z)	PC(15:0) ← Z, PC(21:16) ← 0	None	3 / 4 <sup>(3)</sup>	2 / 3 <sup>(3)</sup>
EICALL <sup>(1)</sup>		Extended Indirect Call to (Z)	PC(15:0) ← Z, PC(21:16) ← EIND	None	4 <sup>(3)</sup>	3 <sup>(3)</sup>
CALL <sup>(1)</sup>	k	call Subroutine	PC ← k	None	4 / 5 <sup>(3)</sup>	3 / 4 <sup>(3)</sup>
RET		Subroutine Return	PC ← STACK	None	4 / 5 <sup>(3)</sup>	
RETI		Interrupt Return	PC ← STACK	I	4 / 5 <sup>(3)</sup>	
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1 / 2 / 3	
CP	Rd,Rr	Compare	Rd - Rr	Z,C,N,V,S,H	1	
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z,C,N,V,S,H	1	
CPI	Rd,K	Compare with Immediate	Rd - K	Z,C,N,V,S,H	1	
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC ← PC + 2 or 3	None	1 / 2 / 3	
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC ← PC + 2 or 3	None	1 / 2 / 3	
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC ← PC + 2 or 3	None	1 / 2 / 3	2 / 3 / 4
SBIS	A, b	Skip if Bit in I/O Register Set	if (I/O(A,b) = 1) PC ← PC + 2 or 3	None	1 / 2 / 3	2 / 3 / 4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC ← PC + k + 1	None	1 / 2	
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC ← PC + k + 1	None	1 / 2	
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1 / 2	
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1 / 2	
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1 / 2	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1 / 2	
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1 / 2	
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1 / 2	
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1 / 2	
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1 / 2	
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1	None	1 / 2	
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1	None	1 / 2	
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1 / 2	
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1 / 2	
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1 / 2	
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1 / 2	
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1 / 2	
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1 / 2	
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1 / 2	
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1 / 2	
<b>Data Transfer Instructions</b>						
MOV	Rd, Rr	Copy Register	Rd ← Rr	None	1	
MOVW <sup>(1)</sup>	Rd, Rr	Copy Register Pair	Rd+1:Rd ← Rr+1:Rr	None	1	
LDI	Rd, K	Load Immediate	Rd ← K	None	1	
LDS <sup>(1)</sup>	Rd, k	Load Direct from data space	Rd ← (k)	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	2 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, X	Load Indirect	Rd ← (X)	None	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>

Mnemonics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
LD <sup>(2)</sup>	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X)$ $X \leftarrow X + 1$	None	2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1,$ $Rd \leftarrow (X)$	None	2 <sup>(3)/3</sup> <sup>(5)</sup>	2 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, Y+	Load Indirect and Post-Increment	$Rd \leftarrow (Y)$ $Y \leftarrow Y + 1$	None	2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, -Y	Load Indirect and Pre-Decrement	$Y \leftarrow Y - 1$ $Rd \leftarrow (Y)$	None	2 <sup>(3)/3</sup> <sup>(5)</sup>	2 <sup>(3)(4)</sup>
LDD <sup>(1)</sup>	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2 <sup>(3)</sup>	2 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, Z+	Load Indirect and Post-Increment	$Rd \leftarrow (Z),$ $Z \leftarrow Z + 1$	None	2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, -Z	Load Indirect and Pre-Decrement	$Z \leftarrow Z - 1,$ $Rd \leftarrow (Z)$	None	2 <sup>(3)/3</sup> <sup>(5)</sup>	2 <sup>(3)(4)</sup>
LDD <sup>(1)</sup>	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2 <sup>(3)</sup>	2 <sup>(3)(4)</sup>
STS <sup>(1)</sup>	k, Rr	Store Direct to Data Space	$(k) \leftarrow Rr$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr,$ $X \leftarrow X + 1$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1,$ $(X) \leftarrow Rr$	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	Y+, Rr	Store Indirect and Post-Increment	$(Y) \leftarrow Rr,$ $Y \leftarrow Y + 1$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-Y, Rr	Store Indirect and Pre-Decrement	$Y \leftarrow Y - 1,$ $(Y) \leftarrow Rr$	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
STD <sup>(1)</sup>	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	Z+, Rr	Store Indirect and Post-Increment	$(Z) \leftarrow Rr,$ $Z \leftarrow Z + 1$	None	1 <sup>(5)/2</sup> <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-Z, Rr	Store Indirect and Pre-Decrement	$Z \leftarrow Z - 1$	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
STD <sup>(1)</sup>	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
LPM <sup>(1)(2)</sup>		Load Program Memory	$R0 \leftarrow (Z)$	None	3	3
LPM <sup>(1)(2)</sup>	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3	3
LPM <sup>(1)(2)</sup>	Rd, Z+	Load Program Memory and Post-Increment	$Rd \leftarrow (Z),$ $Z \leftarrow Z + 1$	None	3	3
ELPM <sup>(1)</sup>		Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$	None	3	
ELPM <sup>(1)</sup>	Rd, Z	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z)$	None	3	
ELPM <sup>(1)</sup>	Rd, Z+	Extended Load Program Memory and Post-Increment	$Rd \leftarrow (RAMPZ:Z),$ $Z \leftarrow Z + 1$	None	3	
SPM <sup>(1)</sup>		Store Program Memory	$(RAMPZ:Z) \leftarrow R1:R0$	None	-	-
SPM <sup>(1)</sup>	Z+	Store Program Memory and Post-Increment by 2	$(RAMPZ:Z) \leftarrow R1:R0,$ $Z \leftarrow Z + 2$	None	-	-
IN	Rd, A	In From I/O Location	$Rd \leftarrow I/O(A)$	None	1	
OUT	A, Rr	Out To I/O Location	$I/O(A) \leftarrow Rr$	None	1	
PUSH <sup>(1)</sup>	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2	1 <sup>(3)</sup>
POP <sup>(1)</sup>	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2	2 <sup>(3)</sup>

Mnemonics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
XCH	Z, Rd	Exchange	(Z) $\leftarrow$ Rd, Rd $\leftarrow$ (Z)	None	1	
LAS	Z, Rd	Load and Set	(Z) $\leftarrow$ Rd v (Z) Rd $\leftarrow$ (Z)	None	1	
LAC	Z, Rd	Load and Clear	(Z) $\leftarrow$ (\$FF – Rd) • (Z) Rd $\leftarrow$ (Z)	None	1	
LAT	Z, Rd	Load and Toggle	(Z) $\leftarrow$ Rd $\oplus$ (Z) Rd $\leftarrow$ (Z)	None	1	
<b>Bit and Bit-test Instructions</b>						
LSL	Rd	Logical Shift Left	Rd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0, C $\leftarrow$ Rd(7)	Z,C,N,V,H	1	
LSR	Rd	Logical Shift Right	Rd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow$ 0, C $\leftarrow$ Rd(0)	Z,C,N,V	1	
ROL	Rd	Rotate Left Through Carry	Rd(0) $\leftarrow$ C, Rd(n+1) $\leftarrow$ Rd(n), C $\leftarrow$ Rd(7)	Z,C,N,V,H	1	
ROR	Rd	Rotate Right Through Carry	Rd(7) $\leftarrow$ C, Rd(n) $\leftarrow$ Rd(n+1), C $\leftarrow$ Rd(0)	Z,C,N,V	1	
ASR	Rd	Arithmetic Shift Right	Rd(n) $\leftarrow$ Rd(n+1), n=0..6	Z,C,N,V	1	
SWAP	Rd	Swap Nibbles	Rd(3..0) $\leftrightarrow$ Rd(7..4)	None	1	
BSET	s	Flag Set	SREG(s) $\leftarrow$ 1	SREG(s)	1	
BCLR	s	Flag Clear	SREG(s) $\leftarrow$ 0	SREG(s)	1	
SBI	A, b	Set Bit in I/O Register	I/O(A, b) $\leftarrow$ 1	None	1 <sup>(5)</sup> 2	1
CBI	A, b	Clear Bit in I/O Register	I/O(A, b) $\leftarrow$ 0	None	1 <sup>(5)</sup> /2	1
BST	Rr, b	Bit Store from Register to T	T $\leftarrow$ Rr(b)	T	1	
BLD	Rd, b	Bit load from T to Register	Rd(b) $\leftarrow$ T	None	1	
SEC		Set Carry	C $\leftarrow$ 1	C	1	
CLC		Clear Carry	C $\leftarrow$ 0	C	1	
SEN		Set Negative Flag	N $\leftarrow$ 1	N	1	
CLN		Clear Negative Flag	N $\leftarrow$ 0	N	1	
SEZ		Set Zero Flag	Z $\leftarrow$ 1	Z	1	
CLZ		Clear Zero Flag	Z $\leftarrow$ 0	Z	1	
SEI		Global Interrupt Enable	I $\leftarrow$ 1	I	1	
CLI		Global Interrupt Disable	I $\leftarrow$ 0	I	1	
SES		Set Signed Test Flag	S $\leftarrow$ 1	S	1	
CLS		Clear Signed Test Flag	S $\leftarrow$ 0	S	1	
SEV		Set Two's Complement Overflow	V $\leftarrow$ 1	V	1	
CLV		Clear Two's Complement Overflow	V $\leftarrow$ 0	V	1	
SET		Set T in SREG	T $\leftarrow$ 1	T	1	
CLT		Clear T in SREG	T $\leftarrow$ 0	T	1	
SEH		Set Half Carry Flag in SREG	H $\leftarrow$ 1	H	1	
CLH		Clear Half Carry Flag in SREG	H $\leftarrow$ 0	H	1	
<b>MCU Control Instructions</b>						
BREAK <sup>(1)</sup>		Break	(See specific descr. for BREAK)	None	1	

Mnemonics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
NOP		No Operation		None	1	
SLEEP		Sleep	(see specific descr. for Sleep)	None	1	
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1	

- Notes:
1. This instruction is not available in all devices. Refer to the device specific instruction set summary.
  2. Not all variants of this instruction are available in all devices. Refer to the device specific instruction set summary.
  3. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
  4. One extra cycle must be added when accessing Internal SRAM.
  5. Number of clock cycles for Reduced Core tinyAVR.