University of Victoria Department of Computer Science

CSC 230 - Introduction to Computer Architecture

Midterm Exam, October 25, 2019

NAME (print):

4 4 4 3

STUDENT ID:

V0


SIGNATURE:

TIME: 50 minutes


Question	1	2	3	4	5	6	Total
Points	1	2	2	3	2/2	13	25
Grade	1	0	2	3	2	10	18

STUDENTS MUST CHECK THE NUMBER OF PAGES IN THE EXAMINATION BOOKLET BEFORE BEGINNING TO WRITE AND REPORT ANY CONCERNS IMMEDIATELY TO THE INVIGILATOR


- ♦ Calculators and other electronic devices are **NOT** permitted.
- ◇ Turn OFF your electronic devices and place them in your bag and under your seat. Do NOT reach into your bag for anything during the exam.
- Use ink to fill out your name, ID, and signature on this page.
- All questions must be answered on the examination paper (this booklet).
- \diamond A copy of the AVR Instruction Set Summary is provided with this exam.
- Each question's weight is listed in brackets next to each question's number.
- Read through the entire exam from beginning to end before starting to answer the questions.
- ♦ This exam has six pages including this cover page plus nine pages from the AVR Instruction Set (pp. 11-15, p. 17, pp. 148-149). There are 14 pages in total.




- 1. [1 pt.] Today, most personal computers follow the architectural design where the CPU retrieves (fetches) one instruction at a time from the data memory via the same bus as it uses to store and retrieve information to and from the data memory. Which architecture does the statement above describe? Pick one:
 - (A) Systolic
 - (B) Harvard
 - (C) von Neumann
 - (D) Both A and C.
- 2. Give the decimal representation of 0xFB when interpreted as:
 - b. [1 pt.] an unsigned 8-bit binary integer;




a. [1 pt.] a signed 2's complement 8-bit binary integer.




3. [2 pt.] Specify the missing mask and the bitwise operation that are necessary to complete the following expression. The mask is an 8-bit binary number and the operation must be one of the following operations (in AVR notation): either AND, ASR, COM, EOR, LSL, LSR, OR, ROL, ROR.



4. [3 pt.] What are the contents of the status register bits H (half-carry), S (sign), V (overflow), N (negative), C (carry), Z (zero), after the following three instructions are executed:




LDI r16, 0b11011001 LDI r17, 0b01101010 ADD r16, r17






5. The next two questions (5a and 5b) are about the following syntactically correct AVR program, which computes the N^{th} triangle number using a recursive function and stores the entire sequence of the intermediate values in memory, starting from 1 and ending with the final sum. The function parameters are passed in registers r24, r30, and r31. Remember, computing the N^{th} triangle number is like computing factorial but using addition instead of multiplication. E.g., calling the function with n = 5 will result in the following sequence: 1, 3, 6, 10, 15.




0x--

a. [2 pt.] Using 8-bit hexadecimal notation, report the contents of XRAM at memory address 0x0201 when the program reaches line 0x10 for the first time during execution?




b. [2 pt.]What is the binary encoding of the instruction on line 0x22 when the program reaches this line for the first time during execution?



6. [13 pt.] Complete the following program by writing an AVR assembly function rotate_16, which would rotate a 16-bit number by one bit to the right. The number is provided by the caller via the stack with the least significant byte on top (last in) and the result is returned in the same spot with the least significant byte on top (first out). Upon reaching the end of your function (just before the RET instruction), the contents of all of the registers must be the same as they were before the start of your function execution (i.e. protect all registers that your function uses). If you need it, there is more space on the next page.

LDI r16, 0b11001001 PUSH r16 LDI r16, 0b01000101 PUSH r16 0x08 CLR r16 CALL rotate_16 POP r16 POP r17 done: RJMP done rotate_16: . LSB (C) the only issues 1di r20, 01111111 AND 116, 120 Page 5 of 6



Complete Instruction Set Summary

Instaction Set Summary

Mne	Operands	Description	Opera	tion		Flags	#Clocks	#Clocks XMEGA
		Arith	metic and Logic Instructions					
ADD	Rd, Rr	Add without Carry	Rd	←	Rd + Rr	Z,C,N,V,S,H	1	
ADC	Rd, Rr	Add with Carry	Rd	<	Rd + Rr + C	Z,C,N,V,S,H	1	
ADIV	Rd, K	Add Immediate to Word	Rd	←	Rd + 1:Rd + K	Z,C,N,V,S	2	
SUB	Rd, Rr	Subtract without Carry	Rd	←	Rd - Rr	Z,C,N,V,S,H	1	
SUB	Rd, K	Subtract Immediate	Rd	←	Rd - K	Z,C,N,V,S,H	Í	
SBC	Rd, Rr	Subtract with Carry	Rd	←	Rd - Rr - C	Z,C,N,V,S,H	1	
SBC	Rd, K	Subtract Immediate with Carry	Rd		Rd - K - C	Z,C,N,V,S,H	1	
SBIV	Rd, K	Subtract Immediate from Word	Rd + 1:Rd	←	Rd + 1:Rd - K	Z,C,N,V,S	2	
AND	Rd, Rr	Logical AND	Rd	←	Rd • Rr	Z,N,V,S	1	
AND	Rd, K	Logical AND with Immediate	Rd	←	Rd • K	Z,N,V,S	1	
OR	Rd, Rr	Logical OR	Rd	←	Rd v Rr	Z,N,V,S	1	
ORI	Rd, K	Logical OR with Immediate	Rd	+	Rd v K	Z,N,V,S	1	
EOR	Rd, Rr	Exclusive OR	Rd	←	Rd ⊕ Rr	Z,N,V,S	1	
COM	Rd	One's Complement	Rd	←	\$FF - Rd	Z,C,N,V,S	1	
NEG	Rd	Two's Complement	Rd	+	\$00 - Rd	Z,C,N,V,S,H	1	I- TH
SBR	Rd,K	Set Bit(s) in Register	Rd	+	Rd v K	Z,N,V,S	1	- III
CBR	Rd,K	Clear Bit(s) in Register	Rd	+	Rd • (\$FFh - K)	Z,N,V,S	1	
INC	Rd	Increment	Rd	-	Rd + 1	Z,N,V,S	1	
DEC	Rd	Decrement	Rd	←	Rd - 1	Z,N,V,S	1	
TST	Rd	Test for Zero or Minus	Rd	+	Rd • Rd	Z,N,V,S	4	
CLR	Rd	Clear Register	Rd	←	Rd ⊕ Rd	Z,N,V,S	4	
SER	Rd	Set Register	Rd	+	SFF	None	1	
MUL(1)	Rd,Rr	Multiply Unsigned	R1:R0	+	Rd x Rr (UU)	z,c	2	
MULS	Rd,Rr	Multiply Signed	R1:R0	4-	Rd x Rr (SS)	Z,C	2	
MULSU ¹⁾	Rd.Rr	Multiply Signed with Unsigned	R1:R0	-	Rd x Rr (SU)	Z,C	2	
FMULK	Ad,Rr	Fractional Multiply Unsigned	R1:R0	**	Rd x Rr<<1 (UU)	Z,C	2	
FMULS ¹⁾	Rd,Rr	Fractional Multiply Signed	R1:R0	+	Rd x Rr<<1 (SS)	Z,C	2	
FMULSJ ⁽¹⁾	Rd,Rr	Fractional Multiply Signed with Unsigned	R1:R0	-	Rd x Rr<<1 (SU)	Z,C	2	
DES	К	Data Encryption	If (H = 0) then R15:R0 else if (H = 1) then R15:R0	←	Encrypt(R15:R0, K) Decrypt(R15:R0, K)			1/2
		Bra	nch Instructions					
RJMP	k.	Relative Jump	PC	(PC + k + 1	None	2	
IJMP ⁽¹⁾		Indirect Jump to (Z)	PC(15:0) PC(21:16)	←	Z, 0	None	2	
EIJMP ⁽¹⁾		Extended Indirect Jump to (Z)	PC(15:0) PC(21:16)	←	Z, EIND	None	2	
JMP ⁽¹⁾	k	Jump	PC	←	k	None	3	





Mner nccs	Operands	Description	Opera	ation		Flags	#Clocks	#Clocks XMEGA
RCALL	k	Relative Call Subroutine	PC	4	PC + k + 1	None	3 / 4(3)(5)	2/3(3)
ICALIE (1		Indirect Call to (Z)	PC(15:0) PC(21:16)	+	Z, 0	None	3 / 4 ⁽³⁾	2/3(3)
EICA		Extended Indirect Call to (Z)	PC(15:0) PC(21:16)	←	Z, EIND	None	4 (3)	3 (3)
CALL_(1)	k	call Subroutine	PC	←	k	None	4 / 5 ⁽³⁾	3 / 4(3)
RET		Subroutine Return	PC	←	STACK	None	4 / 5 ⁽³⁾	
RETI		Interrupt Return	PC	←	STACK	1	4 / 5 ⁽³⁾	
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC	+	PC + 2 or 3	None	1/2/3	
CP	Rd,Rr	Compare	Rd - Rr			Z,C,N,V,S,H	1	
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C			Z,C,N,V,S,H	1	
CPI	Rd,K	Compare with Immediate	Rd - K			Z,C,N,V,S,H	1	
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC	←	PC + 2 or 3	None	1/2/3	
SBR	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC	←	PC + 2 or 3	None	1/2/3	
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC	~	PC + 2 or 3	None	1/2/3	2/3/4
SBIS	A, b	Skip if Bit in I/O Register Set	If (I/O(A,b) =1) PC	←	PC + 2 or 3	None	1/2/3	2/3/4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC	-	PC + k + 1	None	1/2	
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC	←	PC + k + 1	None	1/2	
BRE	k	Branch if Equal	if (Z = 1) then PC	+	PC+k+1	None	1/2	
BRNE	k	Branch if Not Equal	if (Z = 0) then PC	←	PC + k + 1	None	1/2	
BRCS	k	Branch if Carry Set	if (C = 1) then PC	-	PC + k + 1	None	1/2	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC	←	PC + k + 1	None	1/2	
BRSH	k	Branch if Same or Higher	if (C = 0) then PC	←	PC + k + 1	None	1/2	
BRLO	k	Branch if Lower	if (C = 1) then PC	←	PC + k + 1	None	1/2	
BRMI	k	Branch if Minus	if (N = 1) then PC	←	PC + k + 1	None	1/2	
BRPL	k	Branch if Plus	If (N = 0) then PC	←	PC + k + 1	None	1/2	
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC	~	PC + k + 1	None	1/2	
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V= 1) then PC	←	PC + k + 1	None	1/2	
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC	←	PC + k + 1	None	1/2	
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC	←	PC + K + 1	None	1/2	
BRTS	k	Branch if T Flag Set	if (T = 1) then PC	←	PC + k + 1	None	1/2	
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC	←.	PC + k + 1	None	1/2	
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC	—	PC + k + 1	None	1/2	
BRVC	ĸ	Branch if Overflow Flag is Cleared	if (V = 0) then PC	—	PC + k + 1	None	1/2	
BRIE	K	Branch if Interrupt Enabled	if (I = 1) then PC	4	PC + k + 1	None	1/2	
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC	(-	PC + k + 1	None	1/2	
			ransfer Instructions					
MOV	Rd, Rr	Copy Register	Rd	+	Rr	None	1	
MOVW ⁽¹⁾	Rd, Rr	Copy Register Pair	Rd+1:Rd	+	con oraș	None	1	1
LDI	Rd, K	Load Immediate	Rd	—	К	None	1	
LDS ⁽¹⁾	Rd, k	Load Direct from data space	Rd	←	(k)	None	1(5)/2(3)	2(3)(4)
LD ⁽²⁾	Rd, X	Load Indirect	Rd	+	(X)	None	1(5)2(3)	1(3)(4)

AVR Instruction Set

Mnermnics	Operands	Description	Opera	ition		Flags	#Clocks	#Clocks XMEGA
LD ⁽²⁾	Rd, X+	Load Indirect and Post-Increment	Rd	←	(X)	None	2(3)	1(3)(4)
			X		X + 1		-/9) (E)	(2)(4)
LD ⁽²⁾	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1,$ $Rd \leftarrow (X)$	+	X - 1 (X)	None	2 ⁽³⁾ /3 ⁽⁵⁾	2 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, Y	Load Indirect	Rd ← (Y)		(Y)	None	1 ⁽⁵⁾ /2 ⁽³⁾	1(3)(4)
LD ⁽²⁾	Rd, Y+	Load Indirect and Post-Increment	Rd Y	←	(Y) Y + 1	None	2 ⁽³⁾	1(3)(4)
LD ⁽²⁾	Rd, -Y	Load Indirect and Pre-Decrement	Y Rd	←	Y-1 (Y)	None	2(3)/3(5)	2 ⁽³⁾⁽⁴⁾
LDD(C1)	Rd, Y+q	Load Indirect with Displacement	Rd	←	(Y + q)	None	2(3)	2(3)(4)
LD ⁽²⁾	Rd, Z	Load Indirect	Rd	+	(Z)	None	1(5)/2(3)	1(3)(4)
LD ⁽²⁾	Rd, Z+	Load Indirect and Post-Increment	Rd Z	+	(Z), Z+1	None	2 ⁽³⁾	1(3)(4)
LD ⁽²⁾	Rd, -Z	Load Indirect and Pre-Decrement	Z Rd	←	Z - 1, (Z)	None	2(3)/3(5)	2(3)(4)
LDD ^())	Rd, Z+q	Load Indirect with Displacement	Rd	←	(Z + q)	None	2(3)	2(3)(4)
STS ⁽¹⁾	k, Br	Store Direct to Data Space	(k)	←	Rd	None	1(5)/2(3)	2(3)
ST ⁽²⁾	X, Br	Store Indirect	(X)	←	Rr	None	1(5)/2(3)	1(3)
3			5. 3.		Rr,	None	1(5)/2(3)	1(3)
ST ⁽²⁾	X+, Rr	Store Indirect and Post-Increment	(X) X	←	X + 1	INOITE	1: 12:	4.0
ST ⁽²⁾	-X, Rr	Store Indirect and Pre-Decrement	X (X)	←	X - 1, Br	None	S(3)	2(3)
ST ⁽²⁾	Y, Rr	Store Indirect	(Y)	←	Rr	None	1(5)/2(3)	1(3)
ST ⁽²⁾	Y+, Rr	Store Indirect and Post-Increment	(Y)	←	Rr, Y + 1	None	1 (5)/2(3)	1(3)
ST ⁽²⁾	eY, Br	Store Indirect and Pre-Decrement	Y (Y)	←	Y - 1, Br	None	2 ⁽³⁾	2(3)
STD(1)	Y+q, Rr	Store Indirect with Displacement	(Y + q)	←	Rr	None	2(3)	2(3)
ST ⁽²⁾	Z, Rr	Store Indirect	(Z)	<u>←</u>	Rr	None	1(5)/2(3)	1(3)
ST ⁽²⁾	Z+, Rr	Store Indirect and Post-Increment	(Z) Z	÷	Rr Z+1	None	1(5)/2(3)	1(3)
ST ⁽²⁾	-Z, Rr	Store Indirect and Pre-Decrement	Z	←	Z-1	None	2(3)	2(3)
STD ⁽¹⁾	Z+q,Rr	Store Indirect with Displacement	(Z + q)	+	Rr	None	2(3)	2(3)
LPM(1(t)		Load Program Memory	RO	4	(Z)	None	3	3
LPM(1)(1)	Rd, Z	Load Program Memory	Rd	+	(Z)	None	3	3
LPM(1)(3)	Rd, Z+	Load Program Memory and Post- Increment	Rd Z	+	(Z), Z+1	None	3	3
ELPM ⁽¹⁾		Extended Load Program Memory	RO	+	(RAMPZ:Z)	None	3	
ELPM ⁽¹⁾	Rd, Z	Extended Load Program Memory	Rd	-	(RAMPZ:Z)	None	3	
ELPM ⁽¹⁾	Rd, Z+	Extended Load Program Memory and	Rd Z	++	(RAMPZ:Z), Z+1	None	3:	
onsi(1)		Post-Increment .				None	L	
SPM ⁽¹⁾		Store Program Memory	(RAMPZ:Z)	*	R1:R0			
SPM ⁽¹⁾	Z+	Store Program Memory and Post- Increment by 2	(RAMPZ:Z) Z	←	R1:R0, Z+2	None		13%
IN	Rd, A	In From I/O Location	Rd	←	I/O(A)	None	1	
OUT	A, Rr	Out To I/O Location	1/O(A)	+	Rr	None	1	
PUSH ⁽¹⁾	Rr	Push Register on Stack	STACK	+	Rr	None	2	1(3)
POP ⁽¹⁾	Rd	Pop Register from Stack	Rd	4	STACK	None	2	2(3)





Mner onics	Operands	Description	Operat	ion		Flags	#Clocks	#Clocks XMEGA
XCH	Z, Rd	Exchange	(Z)	←	Rd, (Z)	None	1	
LAS	Z, Rd	Load and Set	(Z)	+	Rd v (Z)	None	1	
LAS	Z, Nu	Load and Set	Rd Rd	←	(Z)	110110		
LAC	Z, Rd	Load and Clear	(Z) Rd	+	(\$FF - Rd) • (Z) (Z)	None	1	
LAT	Z, Rd	Load and Toggle	(Z)	-	Rd ⊕ (Z)	None	1	
			Rd	←	(Z)			
			it and Bit-test Instructions			2011/01		
LSL	Rd	Logical Shift Left	Rd(n+1) Rd(0)	+	Rd(n), 0,	Z,C,N,V,H	1	
-	The state of the s		C	←	Rd(7)			
LSR	Rd	Logical Shift Right	Rd(n) Rd(7)	←	Rd(n+1), 0,	Z,C,N,V	1	
			С		Rd(0)	**************************************		
ROL	Rd	Rotate Left Through Carry	Rd(0) Rd(n+1)	←	C, Rd(n),	Z,C,N,V,H	1	
			Ć	←	Rd(7)			
ROR	Rd	Rotate Right Through Carry	Rd(7) Rd(n)	←	C, Rd(n+1),	Z,C,N,V	1	
			Č	←	Rd(0)			
ASR	Rd	Arithmetic Shift Right	Rd(n)	←	Rd(n+1), n=06	Z,C,N,V	1	
SWAP	Rd	Swap Nibbles	Rd(30)	\leftrightarrow	Rd(74)	None	1	
BSET	S	Flag Set	SREG(s)	←	1	SREG(s)	1	
BCLR	S	Flag Clear	SREG(s)	4	0	SREG(s)	1	
SBI	A, b	Set Bit in I/O Register	I/O(A, b)	←	1	None	1(5)2	1:
СВІ	A, b	Clear Bit in I/O Register	I/O(A, b)	-	0	None	1 ⁽⁵⁾ /2	1
BST	Rr, b	Bit Store from Register to T	Т	←	Rr(b)	T	1	
BLD	Rd, b	Bit load from T to Register	Rd(b)	+	T	None	1	
SEC		Set Carry	C		1	С	1	
CLC		Clear Carry	C	←	0	C	1	
SEN		Set Negative Flag	N	\leftarrow	1	N	1	
CLN		Clear Negative Flag	N	←	0	N	1	
SEZ		Set Zero Flag	Z	+	1	Z	1	
CLZ		Clear Zero Flag	Z	<u></u>	0	Z	1	
SEI		Global Interrupt Enable			1	1	7	
CLI		Global Interrupt Disable	Hart Carry Sales	←	0	1	1	
SES		Set Signed Test Flag	S	+	1	S	1	Feet
CLS		Clear Signed Test Flag	S	-	0	S	1	
SEV		Set Two's Complement Overflow	V	—	1	V	1	
CLV		Clear Two's Complement Overflow	V	4	0	٧	4	
SET		Set T in SREG	Т	-	1	Т	4	
CLT		Clear T in SREG	Т	-	0	T	1	
SEH		Set Half Carry Flag in SREG	Н	←	1	Н	1	
CLH		Clear Half Carry Flag in SREG	н	4	0	Н	1	
			Control Instructions				4.	
BREAK(1)		Break	(See specific des	or fo	r BREAK)	None	1	

AVR Instruction Set

Mnervics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
NOP		No Operation		None	1	
SLE		Sleep	(see specific descr. for Sleep)	None	1	
WDF		Watchdog Reset	(see specific descr. for WDR)	None	1	

- Note 1. This instruction is not available in all devices. Refer to the device specific instruction set summary.
 - 2. Not all variants of this instruction are available in all devices. Refer to the device specific instruction set summary.
 - 3. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
 - 4. One extra cycle must be added when accessing Internal SRAM.
 - 5. Number of clock cycles for Reduced Core tinyAVR.



ADID- Add without Carry

Descrition:

Adds to registers without the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr$

Syntax:

(i)

Operands:

Program Counter:

ADD Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:

000	11rd	dddd	rrrr

Status Register (SREG) and Boolean Formula:

1	T	Н	S	٧	N	Z	С
-	-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

H: Rd3•Rr3+Rr3•R3+R3•Rd3

Set if there was a carry from bit 3; cleared otherwise

S: $N \oplus V$, For signed tests.

V: Rd7•Rr7•R7+Rd7•Rr7•R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0

Set if the result is \$00; cleared otherwise.

C: Rd7 •Rr7 +Rr7 •R7+ R7 •Rd7

Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

add r1,r2 ; Add r2 to r1 (r1=r1+r2) add r28,r28 ; Add r28 to itself (r28=r28+r28)

Words: 1 (2 bytes)

Cycles: 1





ST (TD) – Store Indirect From Register to Data Space using Index Z

Descrition:

Stores ne byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The a location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current a segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAM P in register in the I/O area has to be changed.

The cointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. Thes ceatures are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Registr can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than \$\simes\$ bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other proses. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all ariants of this instruction is available in all devices. Refer to the device specific instruction set summary.

The realt of these combinations is undefined:

ST Z+, r30

ST Z+, r31

ST -Z, r30

ST -Z, r31

Using tle Z-pointer:

Operation:		Comment:
$(Z) \leftarrow Rr$		Z: Unchanged
$(Z) \leftarrow Rr$	Z ← Z+1	Z: Post incremented
Z ← Z - 1	(Z) ← Rr	Z: Pre decremented
$(Z+q) \leftarrow Rr$		Z: Unchanged, q: Displacement
Syntax:	Operands:	Program Counter:
ST Z. Rr	0 / 4 / 04	00 00 /
51 Z, M	0 ≤ r ≤ 31	$PC \leftarrow PC + 1$
ST Z+, Rr	0 \leq r \leq 31	PC ← PC + 1 PC ← PC + 1
	$(Z) \leftarrow Rr$ $Z \leftarrow Z - 1$ $(Z+q) \leftarrow Rr$ Syntax:	$(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $Z \leftarrow Z+1$ $Z \leftarrow Z-1$ $(Z) \leftarrow Rr$ $(Z+q) \leftarrow Rr$ Syntax: Operands:

16-bit Opcode:

	(.)	1000	001r	rrrr	0000
F	(i)	1001	001r	rrrr	0001
	(ii)	1001	001r	rrrr	0010
	(57)	10q0	qqlr	rrrr	0qqq

State Register (SREG) and Boolean Formula:

1	T	Н	S	V	N	Z	С
	-	-				-	

Exan :

; Clear Z high byte clr r31 ldi r30,\$60 ; Set Z low byte to \$60 Z+,r0 ; Store r0 in data space loc. \$60(Z post inc) st ; Store r1 in data space loc. \$61 Z,r1 st ldi r30,\$63 ; Set Z low byte to \$63 Z,r2 ; Store r2 in data space loc. \$63 st st -Z,r3 ; Store r3 in data space loc. \$62(Z pre dec) Z+2,r4 ; Store r4 in data space loc. \$64 std

Word s: 1 (2 bytes)

Cycles

2 (i) 1

CyclesXMEGA:

(ii) 1

(iii) 2

(iv) 2

CyclesReduced Core tinyAVR:(i) 1

(ii) 1

(iii) 2