_	_	_		•				1	
() <i> </i> -	Ρ	er	TΩ	ırm	ıan	Ce	Issi	ues

Ahmad Abdullah, PhD <u>abdullah@uvic.ca</u> <u>https://web.uvic.ca/~abdullah/csc230</u>


Lectures: MR 10:00 – 11:20 am Location: ECS 125


2


Outline


- Pipelining
- Multicore
- Multithreading
- Amdahl's Law
- Measures of performance

3










Pipeline Hazards

- Control hazard:
 - o branching issue
- Structural hazard:
- o more than one instruction in the pipeline needs the CPU resource in the same cycle
- Data hazard:
 - o instruction in earlier stage requires data that will be the result of a instruction in later stage (i.e., results only available after writeback phase)

8

Branching Issue


- If a branch is taken, then work for instructions still in the pipeline following the branch instruction is discarded
- Instruction 3 was a branch...
- ... and the branch is taken (i.e., to instruction 9)



9

Branching Prediction

- Idea: use actual program behavior
- to predict future behavior
- Processor keeps track of branch history
 - o If CPU reaches branch instruction...
- o ... it looks up the instruction address in a table
- ... then fetches the state of the branchIf the state is "branch normally
- If the state is "branch normally taken"
- o then target address fetched




Branching Prediction (Cont.)

- If the branch is correctly predicted:
- \dots then the instructions fetched from memory based on that prediction (i.e., taken or not taken)...
- o ... and fed into the pipeline ...
- o ... will not result in wasted work.
- Of course, sometimes the prediction will be wrong
- o Much work has been done on increasing prediction accuracy
- Example: using more and more history to generated branch prediction
 (At some point, predictions must be wrong, otherwise we wouldn't need to have branches in

11

Superscalar Execution


- This departs from basic pipelining in an important way.
- More than one instruction is fetched on the same clock cycle
 - o In essence, multiple parallel pipelines



12

Data flow Analysis

- Processor determines possible equivalent orderings of instructions:
- $\circ\;$ Ultimate goal: choose an order that executes the fastest
- Data flow: analyzing code to discover how the results of computations are used as inputs/operands for later computations



Speculative Execution

- This is a combination of:
 - o branch prediction; plus
 - o data-flow analysis
- Idea:
- o Perform some computations far ahead of time (i.e., speculatively)
- o This is done before we know they will be used...
- o ... although branch prediction helps increase the odds.
- o If results are not needed, then they are simply discarded.
- The observation here is that:
- o mainline code + speculative code can be evaluated in parallel


Spectre!

Meltdown!

14

Multicore

- Multiple cores == multicore
- o simply put more CPUs onto the same die!
- Different tasks can be executed on a different CPU cores (Multitasking)
- Real parallel execution
- One mechanism for this: multithreaded





15

Multicore (Cont.)

- Each core is able to run an independent sequence of instructions from other cores
- $\circ~$ Some of the onchip DRAM cache is shared amongst cores (Level 2)
- o ... but some cache is not (Level 1)
- o More about this later in the course when we examine the memory hierarchy
- Intel also introduced hyperthreading
 - o Term is a bit confusing as it is not under programmer control (like regular threads)
 - o Processor itself is able to make a single core look like more than one
 - $\circ\;$ This is done without the intervention from the software or from a software developer!



Single- \	/s. N	1ulti-	-threa	aded					
	code	data	files		code	data	files		
	registe	ers	stack		registers stack	registers stack	registers stack		
	}			2	}	}			

17

Speedup Analysis

- Consider a simpler example: parallel (i.e., multiple cores)
- Question:
 - o Given some program P...
 - \circ ... that takes time T to execute on a single core ...
 - \circ ... what is the **greatest speedup possible** when using N processors/cores
- Assumption:
 - We have programs for which some fraction of the code can be into a parallel form
 - We name this fraction f such that $0 \le f \le 1$
 - \circ Therefore, the fraction of the code which **cannot be parallelized** is (1-f)

18

Amdahl's Law

■ This can be applied to evaluate any design or technical improvement

 $speedup = \frac{execution\ time\ \textbf{before}\ enhancement}{execution\ time\ \textbf{after}\ enhancement}$

 \blacksquare Assumption here is that we can always characterize the fraction of code that can be enhanced (i.e., f)

Possible benefits from multiple cores

- If we have a single core:
- Time to execute: T
- If the whole program is parallelizable (i.e., f = 1.0) and we have N cores:
 - New time to execute: $\frac{T}{N}$
- $\,\blacksquare\,$ If part of the program is parallelizable (0 < f < 1.0), and we have N cores:
 - $\circ \ \ \text{New time to execute:} \ T(1-f) + \frac{Tf}{N}$

20

Possible benefits from multiple cores (Cont.) T (1-f)T fT with single core (1-f)T fT N=5 cores

21

Possible benefits from multiple parallel

- The ratio of pre-improvement time to post-improvement time is the speedup of the improvement
- $\blacksquare \text{ Speedup} = \frac{T}{T(1-f) + \frac{Tf}{H}} = \frac{1}{(1-f) + \frac{f}{H}}$
- Note
 - $\circ \ \ \mbox{When } f \mbox{ is small, speedup is negligible}$
- As $N \to \infty$, speedup is bound by 1/(1-f)
- These equations and observations are collectively known as Amdahl's Law

Possible benefits from multiple parallel (Cont.)




Image: Stallings (10th ed), figure 2.4

23

Measures of computer performance

- \circ In the previous slides we used the symbol f to mean a fraction of code.
- \circ $\,$ We re-use the symbol f in what follows, but to mean a different kind of quantity
- $\circ\;$ Sorry, but that's the nature of the field
- Recall:
 - $\circ\hspace{0.2cm}$ Processor's operations driven by the clock that runs at certain frequency f
- \circ Time between clock pulses (cycle time): $au = \frac{1}{f}$
- o Each processor instruction requires a fixed number of cycles
- o Different types of instruction require different numbers of cycles

24

Given a specific program & architecture...

- \blacksquare I_C is the instruction count
- $\circ\hspace{0.2cm}$ number of machine instructions executed for that whole program until it runs to completion
- $lack I_i$ is the count of instructions executed of type i
- $\ \ \, \blacksquare \ \mathit{CPI}_{i_i}$ is the number of cycles needed to execute an instruction of type i
- $\qquad \qquad \bullet \ \ \text{Overall} \ \textit{CPI} = \frac{\sum_{i=1}^{n} (\textit{CPI}_i \times I_i)}{\cdot}$
- Time to execute a given program:

$$T = I_C \times CPI \times \tau$$

Given a specific program & architecture...

- Suppose we had four instruction classes:
- o ALU
- o Memory (load, store)
- o Branches (conditionals)
- o Jumps (unconditional)
- $\bullet \ \, \text{Overall CPI} = \frac{(CPI_{ALU} \times I_{ALU}) + (CPI_{MEM} \times I_{MEM}) + (CPI_{BR} \times I_{BR}) + (CPI_{J} \times I_{J})}{\cdot}$ I_C

26

Slight re-writing of CPI

- Our formulation of CPI does not make explicit the effects of memory latency
- We can re-write the equation to bring out this detail:
- cycles to decode and execute instruction: p
- o number of memory references: m
- $\circ~$ ratio of memory-cycle time to processor-cycle time (i.e., how much slower or faster memory is compared to CPU): k
- $\bullet \ T = I_C \times [p + (m \times k)] \times \tau$

27

MIPS

- Millions of instructions per second
- o Common measure
- o (It is, however, a bit misleading)
- MIPS rate = $\frac{I_C}{T \times 10^6} = \frac{f}{CPI \times 10^6}$
- Example:
 - o 400 MHz processor
 - Instruction type 1: Arithmetic & Logic (CPI = 1, 60% of instructions)
 - Instruction type 2: Load/store from cache (CPI = 2, 18% of instructions)
 Instruction type 3: Branch (CPI = 4, 12% of instructions)
 Instruction type 4: Load/store from outside cache (CPI=8, 10% of instructions)

 - o CPI = 0.6 + (2 × 0.18) + (4 × 0.12) + (8 × 0.1) = 2.24
 - \circ MIPS rate = $\frac{400 \times 10^6}{2.24 \times 10^6} \cong 178$

Any Questions?	