

University of Victoria
Department of Computer Science
CSC 230 - Introduction to Computer Architecture
Midterm Exam, October 25, 2019

NAME (print): [redacted]
STUDENT ID: V012345678
SIGNATURE: [signature]

TIME: 50 minutes

Question	1	2	3	4	5	6	Total
Points	1	2	2	3	2/2	13	25
Grade	1	A	2	3	2	10	18

STUDENTS MUST CHECK THE NUMBER OF PAGES IN THE EXAMINATION BOOKLET BEFORE BEGINNING TO WRITE AND REPORT ANY CONCERNS IMMEDIATELY TO THE INVIGILATOR

- ◇ Calculators and other electronic devices are **NOT** permitted.
- ◇ Turn **OFF** your electronic devices and place them in your bag and under your seat. Do **NOT** reach into your bag for anything during the exam.
- ◇ Use **ink** to fill out your name, ID, and signature on this page.
- ◇ All questions must be answered on the examination paper (this booklet).
- ◇ A copy of the *AVR Instruction Set Summary* is provided with this exam.
- ◇ Each question's weight is listed in brackets next to each question's number.
- ◇ Read through the entire exam from beginning to end before starting to answer the questions.
- ◇ This exam has six pages including this cover page plus nine pages from the AVR Instruction Set (pp. 11-15, p. 17, pp. 148-149). There are 14 pages in total.

This page is provided to you as scrap paper. Exam questions begin on the next page.

2 1 5
2 5

1. [1 pt.] Today, most personal computers follow the architectural design where the CPU retrieves (fetches) one instruction at a time from the data memory via the same bus as it uses to store and retrieve information to and from the data memory. Which architecture does the statement above describe? Pick one:

(A) Systolic
(B) Harvard
(C) von Neumann
(D) Both A and C.

2. Give the **decimal** representation of 0xFB when interpreted as:

b. [1 pt.] an unsigned 8-bit binary integer;

0b11111011 α 251

a. [1 pt.] a signed 2's complement 8-bit binary integer.

0b00001001 α -5

00
10
11
100
101
110
111
1000
1001
1010
1011
1100
1101
1110
1111

3. [2 pt.] Specify the missing mask and the bitwise operation that are necessary to complete the following expression. The mask is an 8-bit binary number and the operation must be one of the following operations (in AVR notation): either AND, ASR, COM, EOR, LSL, LSR, OR, ROL, ROR.

0b01010000 = 0b01010000 AND 0b01011110
result mask op. operand

4. [3 pt.] What are the contents of the status register bits H (half-carry), S (sign), V (overflow), N (negative), C (carry), Z (zero), after the following three instructions are executed:

LDI r16, 0b11011001
LDI r17, 0b01101010
ADD r16, r17

SR bits	H	S	V	N	C	Z
Value	1	0	0	0	1	0

✓ ✓ ✓ ✓ ✓ ✓

11011001
+ 01101010
01000011

3/3

5. The next two questions (5a and 5b) are about the following syntactically correct AVR program, which computes the N^{th} triangle number using a recursive function and stores the entire sequence of the intermediate values in memory, starting from 1 and ending with the final sum. The function parameters are passed in registers r24, r30, and r31. Remember, computing the N^{th} triangle number is like computing factorial but using addition instead of multiplication. E.g., calling the function with $n = 5$ will result in the following sequence: 1, 3, 6, 10, 15.

```

0x02 LDI r30, low(input<<1)
0x04 LDI r31, high(input<<1)
0x06 LPM r24, Z
0x08 LDI r30, low(output)
0x0A LDI r31, high(output)
0x0C CALL nth_triangle

```

```

done:
Rjmp done

```

```


nth_triangle:
0x14 PUSH r17
0x16 CPI r24, 0
0x18 BREQ base_case
0x1A MOV r17, r24
0x1C DEC r24
0x1E CALL nth_triangle
0x20 ADD r24, r17
0x22 ST Z+, r24
base_case:
0x24 POP r17
0x26 RET

```

```

0x2A input: .db 2, 0
.dseg
.org 0x200
output: .BYTE 100


```



- a. [2 pt.] Using 8-bit hexadecimal notation, report the contents of XRAM at memory address 0x0201 when the program reaches line 0x10 for the first time during execution?

0x03 ✓

- b. [2 pt.] What is the binary encoding of the instruction on line 0x22 when the program reaches this line for the first time during execution?



0b1000 0001 1001 0011

6. [13 pt.] Complete the following program by writing an AVR assembly function rotate_16, which would rotate a 16-bit number by one bit to the right. The number is provided by the caller via the stack with the least significant byte on top (last in) and the result is returned in the same spot with the least significant byte on top (first out). Upon reaching the end of your function (just before the RET instruction), the contents of all of the registers must be the same as they were before the start of your function execution (i.e. protect all registers that your function uses). If you need it, there is more space on the next page.

10

```

0x02 LDI r16, 0b11001001
0x04 PUSH r16
0x06 LDI r16, 0b01000101
0x08 PUSH r16
0x0A CLR r16
0x0C CALL rotate_16
      POP r16
      POP r17

```

```

done:
0x0E RJMP done

```

```

rotate_16:

```

```

    push r18
    push r19
    ld ZL, 5L
    ld ZH, 5H
    ldd YL, ZL + 5
    ldd YH, ZH + 5

```

```

    ld r18, Y+
    ld r19, Y

```

```

    lsr r18
    ror r19

```

```

    ? cpi C, 1
    brne notarry
    push r20
    ldi r20, 0b00000000
    OR r18, r20
    pop r20
    jmp endfunc

```

```


notarry:
    push r20
    ldi r20, 0b11111111
    AND r18, r20
    pop r20

```

```

endfunc:
    str r19, Y-
    sts r18, Y
    pop r19
    pop r18
    ret

```




protect
Z & Y

WDS
or
IN

X


need to
rotate right; 2 bytes



use carry flag
to do so



The only issues



Complete Instruction Set Summary

Instruction Set Summary

Mnemonic	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
Arithmetic and Logic Instructions						
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1	
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1	
ADIW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + 1:Rd + K$	Z,C,N,V,S	2	
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1	
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1	
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1	
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1	
SBIW	Rd, K	Subtract Immediate from Word	$Rd + 1:Rd \leftarrow Rd + 1:Rd - K$	Z,C,N,V,S	2	
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \cdot Rr$	Z,N,V,S	1	
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \cdot K$	Z,N,V,S	1	
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1	
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1	
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1	
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V,S	1	
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,S,H	1	
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1	
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FFh - K)$	Z,N,V,S	1	
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S	1	
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S	1	
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \cdot Rd$	Z,N,V,S	1	
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1	
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1	
MUL ⁽¹⁾	Rd,Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr (UU)$	Z,C	2	
MULS ⁽¹⁾	Rd,Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr (SS)$	Z,C	2	
MULSU ⁽¹⁾	Rd,Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr (SU)$	Z,C	2	
FMUL ⁽¹⁾	Rd,Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr < 1 (UU)$	Z,C	2	
FMULS ⁽¹⁾	Rd,Rr	Fractional Multiply Signed	$R1:R0 \leftarrow Rd \times Rr < 1 (SS)$	Z,C	2	
FMULSU ⁽¹⁾	Rd,Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr < 1 (SU)$	Z,C	2	
DES	K	Data Encryption	If (H = 0) then R15:R0 \leftarrow Encrypt(R15:R0, K) else if (H = 1) then R15:R0 \leftarrow Decrypt(R15:R0, K)			1/2
Branch Instructions						
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2	
IJMP ⁽¹⁾		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z,$ $PC(21:16) \leftarrow 0$	None	2	
EIJMP ⁽¹⁾		Extended Indirect Jump to (Z)	$PC(15:0) \leftarrow Z,$ $PC(21:16) \leftarrow EIND$	None	2	
JMP ⁽¹⁾	k	Jump	$PC \leftarrow k$	None	3	

Mnemonic	Operands	Description	Operation	Flags	#Cycles	#Cycles XMEGA
RCALL	k	Relative Call Subroutine	PC ← PC + k + 1	None	3 / 4 ⁽³⁾⁽⁵⁾	2 / 3 ⁽³⁾
ICALL ⁽¹⁾		Indirect Call to (Z)	PC(15:0) ← Z, PC(21:16) ← 0	None	3 / 4 ⁽³⁾	2 / 3 ⁽³⁾
EICALL		Extended Indirect Call to (Z)	PC(15:0) ← Z, PC(21:16) ← EIND	None	4 ⁽³⁾	3 ⁽³⁾
CALL ⁽¹⁾	k	call Subroutine	PC ← k	None	4 / 5 ⁽³⁾	3 / 4 ⁽³⁾
RET		Subroutine Return	PC ← STACK	None	4 / 5 ⁽³⁾	
RETI		Interrupt Return	PC ← STACK	I	4 / 5 ⁽³⁾	
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1 / 2 / 3	
CP	Rd,Rr	Compare	Rd - Rr	Z,C,N,V,S,H	1	
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z,C,N,V,S,H	1	
CPI	Rd,K	Compare with Immediate	Rd - K	Z,C,N,V,S,H	1	
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC ← PC + 2 or 3	None	1 / 2 / 3	
SBRSC	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC ← PC + 2 or 3	None	1 / 2 / 3	
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC ← PC + 2 or 3	None	1 / 2 / 3	2 / 3 / 4
SBIS	A, b	Skip if Bit in I/O Register Set	if (I/O(A,b) = 1) PC ← PC + 2 or 3	None	1 / 2 / 3	2 / 3 / 4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC ← PC + k + 1	None	1 / 2	
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC ← PC + k + 1	None	1 / 2	
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1 / 2	
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1 / 2	
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1 / 2	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1 / 2	
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1 / 2	
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1 / 2	
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1 / 2	
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1 / 2	
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1	None	1 / 2	
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1	None	1 / 2	
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1 / 2	
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1 / 2	
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1 / 2	
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1 / 2	
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1 / 2	
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1 / 2	
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1 / 2	
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1 / 2	
Data Transfer Instructions						
MOV	Rd, Rr	Copy Register	Rd ← Rr	None	1	
MOVW ⁽¹⁾	Rd, Rr	Copy Register Pair	Rd+1:Rd ← Rr+1:Rr	None	1	
LDI	Rd, K	Load Immediate	Rd ← K	None	1	
LDS ⁽¹⁾	Rd, k	Load Direct from data space	Rd ← (k)	None	1 ⁽⁵⁾ 2 ⁽³⁾	2 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, X	Load Indirect	Rd ← (X)	None	1 ⁽⁵⁾ 2 ⁽³⁾	1 ⁽³⁾⁽⁴⁾

Mnemonic	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
LD ⁽²⁾	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X)$ $X \leftarrow X + 1$	None	2 ⁽³⁾	1 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2 ^{(3)/3(5)}	2 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	1 ^{(5)/2(3)}	1 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, Y+	Load Indirect and Post-Increment	$Rd \leftarrow (Y)$ $Y \leftarrow Y + 1$	None	2 ⁽³⁾	1 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, -Y	Load Indirect and Pre-Decrement	$Y \leftarrow Y - 1$ $Rd \leftarrow (Y)$	None	2 ^{(3)/3(5)}	2 ⁽³⁾⁽⁴⁾
LDD ⁽⁷⁾	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2 ⁽³⁾	2 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	1 ^{(5)/2(3)}	1 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, Z+	Load Indirect and Post-Increment	$Rd \leftarrow (Z)$, $Z \leftarrow Z + 1$	None	2 ⁽³⁾	1 ⁽³⁾⁽⁴⁾
LD ⁽²⁾	Rd, -Z	Load Indirect and Pre-Decrement	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2 ^{(3)/3(5)}	2 ⁽³⁾⁽⁴⁾
LDD ⁽⁷⁾	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2 ⁽³⁾	2 ⁽³⁾⁽⁴⁾
STS ⁽¹⁾	k, Rr	Store Direct to Data Space	$(k) \leftarrow Rr$	None	1 ^{(5)/2(3)}	2 ⁽³⁾
ST ⁽²⁾	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	1 ^{(5)/2(3)}	1 ⁽³⁾
ST ⁽²⁾	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr$, $X \leftarrow X + 1$	None	1 ^{(5)/2(3)}	1 ⁽³⁾
ST ⁽²⁾	-X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2 ⁽³⁾	2 ⁽³⁾
ST ⁽²⁾	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	1 ^{(5)/2(3)}	1 ⁽³⁾
ST ⁽²⁾	Y+, Rr	Store Indirect and Post-Increment	$(Y) \leftarrow Rr$, $Y \leftarrow Y + 1$	None	1 ^{(5)/2(3)}	1 ⁽³⁾
ST ⁽²⁾	-Y, Rr	Store Indirect and Pre-Decrement	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2 ⁽³⁾	2 ⁽³⁾
STD ⁽¹⁾	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2 ⁽³⁾	2 ⁽³⁾
ST ⁽²⁾	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	1 ^{(5)/2(3)}	1 ⁽³⁾
ST ⁽²⁾	Z+, Rr	Store Indirect and Post-Increment	$(Z) \leftarrow Rr$, $Z \leftarrow Z + 1$	None	1 ^{(5)/2(3)}	1 ⁽³⁾
ST ⁽²⁾	-Z, Rr	Store Indirect and Pre-Decrement	$Z \leftarrow Z - 1$	None	2 ⁽³⁾	2 ⁽³⁾
STD ⁽¹⁾	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2 ⁽³⁾	2 ⁽³⁾
LPM ⁽¹⁾⁽⁰⁾		Load Program Memory	$R0 \leftarrow (Z)$	None	3	3
LPM ⁽¹⁾⁽⁰⁾	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3	3
LPM ⁽¹⁾⁽⁰⁾	Rd, Z+	Load Program Memory and Post-Increment	$Rd \leftarrow (Z)$, $Z \leftarrow Z + 1$	None	3	3
ELPM ⁽¹⁾		Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$	None	3	
ELPM ⁽¹⁾	Rd, Z	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z)$	None	3	
ELPM ⁽¹⁾	Rd, Z+	Extended Load Program Memory and Post-Increment	$Rd \leftarrow (RAMPZ:Z)$, $Z \leftarrow Z + 1$	None	3	
SPM ⁽¹⁾		Store Program Memory	$(RAMPZ:Z) \leftarrow R1:R0$	None	-	-
SPM ⁽¹⁾	Z+	Store Program Memory and Post-Increment by 2	$(RAMPZ:Z) \leftarrow R1:R0$, $Z \leftarrow Z + 2$	None	-	-
IN	Rd, A	In From I/O Location	$Rd \leftarrow I/O(A)$	None	1	
OUT	A, Rr	Out To I/O Location	$I/O(A) \leftarrow Rr$	None	1	
PUSH ⁽¹⁾	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2	1 ⁽³⁾
POP ⁽¹⁾	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2	2 ⁽³⁾

Mnemonic	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
XCH	Z, Rd	Exchange	$(Z) \leftrightarrow Rd$ $Rd \leftrightarrow (Z)$	None	1	
LAS	Z, Rd	Load and Set	$(Z) \leftarrow Rd \vee (Z)$ $Rd \leftarrow (Z)$	None	1	
LAC	Z, Rd	Load and Clear	$(Z) \leftarrow (\$FF - Rd) \cdot (Z)$ $Rd \leftarrow (Z)$	None	1	
LAT	Z, Rd	Load and Toggle	$(Z) \leftarrow Rd \oplus (Z)$ $Rd \leftarrow (Z)$	None	1	
Bit and Bit-test Instructions						
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n)$ $Rd(0) \leftarrow 0$ $C \leftarrow Rd(7)$	Z,C,N,V,H	1	
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1)$ $Rd(7) \leftarrow 0$ $C \leftarrow Rd(0)$	Z,C,N,V	1	
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C$ $Rd(n+1) \leftarrow Rd(n)$ $C \leftarrow Rd(7)$	Z,C,N,V,H	1	
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C$ $Rd(n) \leftarrow Rd(n+1)$ $C \leftarrow Rd(0)$	Z,C,N,V	1	
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=0..6$	Z,C,N,V	1	
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftrightarrow Rd(7..4)$	None	1	
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1	
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1	
SBI	A, b	Set Bit in I/O Register	$I/O(A, b) \leftarrow 1$	None	$1^{(5)}/2$	1
CBI	A, b	Clear Bit in I/O Register	$I/O(A, b) \leftarrow 0$	None	$1^{(5)}/2$	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1	
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1	
SEC		Set Carry	$C \leftarrow 1$	C	1	
CLC		Clear Carry	$C \leftarrow 0$	C	1	
SEN		Set Negative Flag	$N \leftarrow 1$	N	1	
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1	
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1	
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1	
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1	
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1	
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1	
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1	
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1	
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1	
SET		Set T in SREG	$T \leftarrow 1$	T	1	
CLT		Clear T in SREG	$T \leftarrow 0$	T	1	
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1	
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1	
MCU Control Instructions						
BREAK ⁽¹⁾		Break	(See specific descr. for BREAK)	None	1	

Mnemonic	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
NOP		No Operation		None	1	
SLEEP		Sleep	(see specific descr. for Sleep)	None	1	
WDPRF		Watchdog Reset	(see specific descr. for WDR)	None	1	

- Note
1. This instruction is not available in all devices. Refer to the device specific instruction set summary.
 2. Not all variants of this instruction are available in all devices. Refer to the device specific instruction set summary.
 3. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
 4. One extra cycle must be added when accessing Internal SRAM.
 5. Number of clock cycles for Reduced Core tinyAVR.

ADD – Add without Carry

Description:

Adds to registers without the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr$

Syntax:

(i) ADD Rd,Rr

Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

Program Counter:

$PC \leftarrow PC + 1$

16-bit Opcode:

000	11rd	dddd	rrrr
-----	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow

H: $Rd3 \cdot Rr3 + Rr3 \cdot \overline{Rd3} + \overline{Rd3} \cdot \overline{Rr3}$
Set if there was a carry from bit 3; cleared otherwise

S: $N \oplus V$, For signed tests.

V: $Rd7 \cdot Rr7 \cdot \overline{Rd7} + \overline{Rd7} \cdot \overline{Rr7} \cdot Rr7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7
Set if MSB of the result is set; cleared otherwise.

Z: $\overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$
Set if the result is \$00; cleared otherwise.

C: $Rd7 \cdot Rr7 + Rr7 \cdot \overline{Rd7} + \overline{Rd7} \cdot \overline{Rr7}$
Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

```
add r1,r2 ; Add r2 to r1 (r1=r1+r2)
add r28,r28 ; Add r28 to itself (r28=r28+r28)
```

Words: 1 (2 bytes)

Cycles: 1

ST (TD) – Store Indirect From Register to Data Space using Index Z

Description:

Store one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 255 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

The result of these combinations is undefined:

ST Z+, r30
ST Z+, r31
ST -Z, r30
ST -Z, r31

Using the Z-pointer:

Operation:		Comment:
(i)	$(Z) \leftarrow Rr$	Z: Unchanged
(ii)	$(Z) \leftarrow Rr$	Z: Post incremented
(iii)	$Z \leftarrow Z - 1$ $(Z) \leftarrow Rr$	Z: Pre decremented
(iv)	$(Z+q) \leftarrow Rr$	Z: Unchanged, q: Displacement

Syntax:	Operands:	Program Counter:
(i) ST Z, Rr	$0 \leq r \leq 31$	$PC \leftarrow PC + 1$
(ii) ST Z+, Rr	$0 \leq r \leq 31$	$PC \leftarrow PC + 1$
(iii) ST -Z, Rr	$0 \leq r \leq 31$	$PC \leftarrow PC + 1$
(iv) STD Z+q, Rr	$0 \leq r \leq 31, 0 \leq q \leq 63$	$PC \leftarrow PC + 1$

16-bit Opcode :

(i)	1000	001r	rrrr	0000
(ii)	1001	001r	rrrr	0001
(iii)	1001	001r	rrrr	0010
(iv)	10q0	qq1r	rrrr	0qqq

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
—	—	—	—	—	—	—	—

Example:

```

clr    r31      ; Clear Z high byte
ldi    r30,$60  ; Set Z low byte to $60
st     Z+,r0    ; Store r0 in data space loc. $60(Z post inc)
st     Z,r1     ; Store r1 in data space loc. $61
ldi    r30,$63  ; Set Z low byte to $63
st     Z,r2     ; Store r2 in data space loc. $63
st     -Z,r3    ; Store r3 in data space loc. $62(Z pre dec)
std    Z+2,r4   ; Store r4 in data space loc. $64
    
```

Words: 1 (2 bytes)

Cycles: 2

CyclesXMEGA:

- (i) 1
- (ii) 1
- (iii) 2
- (iv) 2

CyclesReduced Core tinyAVR:

- (i) 1
- (ii) 1
- (iii) 2