

UNIVERSITY OF VICTORIA
EXAMINATIONS APRIL 1999

C SC 230 Computer Architecture and Assembly Language

NAME (print): _____ REG NO. _____

SIGNATURE _____ DURATION: 3 hours

INSTRUCTOR: D. M. Miller

TO BE ANSWERED ON THIS EXAMINATION PAPER.

STUDENTS MUST COUNT THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE, AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE **INVIGILATOR**.

THIS EXAMINATION HAS **TEN** PAGES PLUS THIS COVER PAGE.

ATTEMPT EVERY QUESTION. ANSWER IN THE SPACES PROVIDED (YOU DO NOT NECESSARILY HAVE TO USE ALL LINES PROVIDED AND MAY USE OTHER AREAS ON THE **FRONTS** OF THE PAGES IF NECESSARY). USE THE BACKS OF THE PAGES FOR ROUGH WORK.

THIS IS AN OPEN BOOK EXAMINATION. YOU MAY REFER TO THE TEXT MICROPROCESSORS AND MICROCOMPUTERS: HARDWARE AND SOFTWARE (FOURTH EDITION) OR ANY OTHER SINGLE TEXT, AND THE ASSEMBLER AND SIMULATOR GUIDES. NO OTHER AIDS, E.G. COURSE NOTES OR CALCULATORS, ARE **PERMITTED**.

QUESTION	MAX. MARK	STUDENT'S MARK
1	10	
2	4	
3	8	
4	15	
5	13	
6	12	
7	16	
8	7	
9	7	
10	6	
11	2	
TOTAL	100	

1. (10 marks) Circle the correct answer for each of the following:

- | | |
|---|------------|
| (a) The d-bit two's complement representation of 7_{10} is 11111001~. | True False |
| (b) In 2^s complement arithmetic, overflow occurs when the result value is too large for the number of data bits available. | True False |
| (c) A Hamming code allows the detection of up to 3 bit errors and the correction of 1 and 2 bit errors. | True False |
| (d) On the 6811, the external address and data buses are synchronous. | True False |
| (d) Memory-mapped I/O eliminates the need for dedicated I/O instructions on a processor. | True False |
| (f) A processor must have a hardware stack in order to support a jump to subroutine as a single instruction. | True False |
| (g) Unless explicitly programmed by the user, maskable interrupts can not interrupt each other on the 6811. | True False |
| (h) The 6811 is an example of a CISC design. | True False |
| (i) The PENTIUM is an example of a RISC design. | True False |
| (j) The PENTIUM II uses SIMD techniques to implement MMX | True False |

2. (4 marks) For the single precision **IEEE** floating point representation for -12.125_{10}

What is the value of the sign bit: _____

What is the value actually stored for the exponent (in decimal): _____

What is the value actually stored for the mantissa (in binary): _____
(do not show trailing 0's)

3. (8 marks) Consider the following program:

```

      org    $C00
numb rmb    2
start lds    #$FF
      ldd    #1027
      std    numb
loop  ldx    #numb
      pshx
      jsr    div4
      ins
      ins
      ldd    numb
      cpd    #32
      bhs    loop
      stop

```

(continued on next page)

- [illegible]

-

- [illegible]

5. (13 marks)

Consider the following program:

;The sum of the elements of the array **"arr"** is placed in the location
;labelled "total".

```

      org    $8000
arr    fcb    121,124,169,85,38
total  rmb    2
      org    $9000
      lds    #$01FF
      ldx    #arr
      ldy    #5
      jsr    sum
      std    total
      stop

```

;Subroutine sum receives the number of elements to be totaled in register Y
 and the array address in register X. It leaves the result in register D.

```

sum    ldd    #0
loop   cpy    #0
      beq    end
      addb   0,x
      adca   #0
      inx
      dey
      bra   loop
end     rts

```

(a) What is the content of accumulator A on exit from subroutine "sum"? _____

(b) What is the content of index register X on exit from subroutine "sum"? _____

- (c) The above program passes its parameters, both input and output, via registers. You are to modify it to pass the parameters via the **stack**. There are to be three parameters which in order are: (1) the address of the array of values; (2) the number of values to be totaled, (3) the address of the location where the result is to be placed. Parameter (1) is to be on top. You are to make the additions necessary to the main program and the subroutine.

You are also to add any instructions necessary to ensure all accumulator and index registers used by the subroutine are protected.

(continued on next page)

;The sum of the elements of the array "arr" is placed in the location
;labelled "total".

```

      org    $8000
arr    fcb    121,124,169,85,38
total  rmb    2
      org    $9000
      lds    #$01FF

```

```

_____
_____
_____
_____
_____
jsr    sum

```

```

_____
_____
_____
_____
_____
_____
stop

```

; sum receives three parms on the stack: the address of an array (on top)
; the number of values to be totaled and the address of the location
; to hold the result

```

sum    _____
_____
_____
_____
_____
_____
_____
      ldd    #0
loop   cpy    #0
      beq    end
      addb   0,x
      adca   #0
      inx
      dey
      bra    loop
end    _____
_____
_____
_____
_____
      rts

```

A push-button is connected as an input to IC3. You are to write a subroutine that polls IC3 until the button has been pressed (a rising edge on IC3). Once the rising edge occurs, your subroutine is to light a **LED** at Port A bit 5 for 1 second. After the one second, your subroutine turns off the LED and returns. Your subroutine should protect the accumulator and index registers it uses. Use OC3 for timing the one second. Use polling for **0.2MHz** processor clock and recall there are 1000 milliseconds in a second. Use the usual control register names such *as **TFLG1**, **TOC2** etc. without defining them.

Initialization outside subroutine:

This image shows a single sheet of white paper with horizontal blue ruling lines. The lines are evenly spaced and run across the width of the page. There are approximately 20 lines visible. The paper has a slightly aged or off-white appearance.

Complete the following stop watch program so it behaves as described. Note it is not the same as the one you did for assignment 5. The routines **ZERO** and **NDISPLAY** are not shown for brevity. You do **not** have to write them. Assume the processor has a 2MHz clock.

(continued on next *page*)

[illegible]

8. (7 marks)

(a) What is the purpose of the start bit in asynchronous serial communication?

(b) What is the purpose of the parity bit in asynchronous serial communication?

(c) Draw the bit pattern that would be sent for the ASCII character X (\$58) assuming 7 bits, even parity with one stop bit. Draw vertical lines to separate the bits.

9. (7 marks)

(a) What is the advantage of having separate fixed-point and floating point processors in a CPU?

(b) Briefly explain how the compiler assists branch prediction on the Power-PC.

10. (6 marks)


Consider the diagram on the next page (it is not identical to the one shown in class):

(a) How many bytes of memory does the RAM chip have? _____

(b) What range of addresses does the RAh4 chip occupy?

(c) Which component(s) would not be needed if the **68HC11** had separate address and data busses?

(continued on next page)



11. (2) What does the term **superscalar** mean with respect to processor design?

***** End of Examination *****

Note: Course marks to date are posted on the web. Please check your marks and notify Dr. Miller of any errors or omissions by April 1P.