UNIVERSITY OF VICTORIA EXAMINATIONS APRIL 1997

C SC 230 Computer Architecture and Assembly Language

NAME (print):	REG NO.
SIGNATURE:	DURATION: 3 hours
INSTRUCTOR: D. M. Miller	
TO BE ANSWERED ON THIS EXAMINATION PAPER	
STUDENTS MUST COUNT THE NUMBER OF PAGES PAPER BEFORE BEGINNING TO WRITE, AND REPO	IN THIS EXAMINATION ORT ANY DISCREPANCY

THIS EXAMINATION HAS 9 PAGES PLUS THIS COVER PAGE.

IMMEDIATELY TO THE INVIGILATOR.

ATTEMPT EVERY QUESTION. ANSWER IN THE SPACES PROVIDED (YOU DO NOT NECESSARILY HAVE TO USE ALL LINES PROVIDED AND MAY USE OTHER AREAS ON THE <u>FRONTS</u> OF THE PAGES IF NECCESARY). USE THE BACKS OF THE PAGES FOR ROUGH WORK.

THIS IS AN OPEN TEXT BOOK EXAMINATION. YOU MAY REFER TO H.W. Huang: "MC68HC11: an Introduction" West Publishing, 1996.

NO OTHER AIDS, E.G. COURSE NOTES OR CALCULATORS, ARE PERMITTED.

QUESTION	MAX. MARK	STUDENT'S MARK
1	4	
2	8	
3	13	
4	12	
5	15	N
6	10	
7	13	
8	6	
9	3	
10	7	
11	4	
12	5	
TOTAL	100	

	bin	ary		hex		binary	
	OIL	y			1) (4		
a) 0					b) 6 4		
c) -35					d) -12	8	
3 marks) consider the	e follow	ing pro	ogram:				
		org	\$8000				
	count		2				
	start	lds	#\$dfff			,	
		ldd	#0				
		std	count update				
	loop	jsr fdb	count				
		ldd	count		•		
		cpd	#25				
			loop				
(a) Write	the sub	bls jmp routine	loop \$e000 "update ted by or	" in as f	ew instruction	as as possible so this executed. Not	hat vari e that tl
"count	t" is inc	bls jmp routine rement	\$e000	e" in as f ne each t mory pa	ew instruction ime "update" rameter passir	is as possible so this executed. Noting. Your subrout	hat vari e that tl ine doe
"count	t" is inc	bls jmp routine rement	\$e000 e "update ted by or gram me	e" in as f ne each t mory pa	ew instruction ime "update" rameter passir	is as possible so this executed. Noting. Your subrout	hat vari e that ti ine doe
"count	t" is inc	bls jmp routine rement	\$e000 e "update ted by or gram me	e" in as f ne each t mory pa	ew instruction ime "update" rameter passir	is as possible so this executed. Noting. Your subrout	hat vari e that thine doe
"count	t" is inc	bls jmp routine rement	\$e000 e "update ted by or gram me	e" in as f ne each t mory pa	ew instruction ime "update" rameter passin	as as possible so this executed. Noting. Your subrout	hat vari e that ti ine doe
"count	t" is inc	bls jmp routine rement	\$e000 e "update ted by or gram me	e" in as f ne each t mory pa	ew instruction ime "update" rameter passir	is as possible so this executed. Noting. Your subrout	hat vari

3. (13 marks)
Consider the following program:

;The sum of the first 4 elements of array arr is placed in location ;labelled "total".

```
$8000
      org
      fcb
              121,144,169,75,38,205
arr
      rmb
             2
total
              $9000
      org
              #$dfff
      lds
      ldx
              #arr
      ldy
              #4
      jst
              sum
      std
              total
              $e000
      jmp
```

;Subroutine sum receives the number of elements to be totaled in register Y ;and the array address in register X. It leaves the result in register D.

```
#0
      ldd
             #0
loop
      сру
             end
       beq
       addb
             0,x
       adca
             #0
       inx
       dey
       bra
             loop
      rts
end
```

- (a) What is the content of accumulator A on exit from the call to subroutine "sum"?
- (b) What is the content of index register X on exit from the call to subroutine "sum"?

⁽c) The above program passes its parameters, both input and output, via registers. You are to modify it to pass the parameters via the stack. There are to be three parameters: (1) the address of the array of values; (2) the number of values to be totaled; (3) the address of the location where the result is to be placed. (continued on next page)

	Your subroutine delay. Your sub	must use <u>an outpur</u> routine must protec	t compare a ct all registe	and polling ters it uses.	in generati	ng the requested
			.,			
				····		
	· <u> </u>					•
						
						
·						
				•		

5. (15 marks)

Frequently, a system has a task that must be executed at a fixed period. That is the situation here. You are given a subroutine called CHECKUP which performs a routine system check each time it is executed. You are to write the necessary 68HC11 code to ensure this task is executed at 10 second intervals i.e. the calls to CHECKUP are to occur as close to 10 seconds apart as possible. You must use the real-time interrupt in determining when to execute CHECKUP. CHECKUP has no parameters and returns via an RTS instruction with no result (in a real application it would abort the system if a problem is found). You do not have to write any code for checkup. Assume the E clock is 2 MHz.

<u>VERY IMPORTANT</u>: CHECKUP can take up to 500 milliseconds to execute so you must allow for a real time interrupt while CHECKUP is executing.

ization code		
tima interm	mt comice routine:	<u> </u>
ime interru	pt service routine:	

6. (10 marks)

Suppose you are writing a monitor to control execution of several tasks using realtime interrupts. Part of the monitor is a priority list called PLIST where each list entry (3 bytes) contains:

- the address of the task in memory (2 bytes)
- the priority of the task, a value from 1 to 15 (1 byte)

The table is terminated by an entry with the priority byte set to 0.

The task address points to a stack area associated with that task. You can assume the top entries in the stack area are the register contents from the last time the task was interrupted and that initialization of the stack area is done appropriately.


You are to write only the 68HC11 code which searches the table for the highest priority task (in case of a tie, the first one in the list is selected), updates the stack appropriately, and transfers control to the selected task.

	 	 _
•		
	 	 _
· · · · · · · · · · · · · · · · · · ·		

7. (13 marks)

Consider the diagram below (note it is NOT identical to the one in the text).

- (a) How many bytes of memory should the RAM chip have?
- (b) What range of addresses does the RAM chip occupy in the given diagram?
- (c) Show the changes necessary so that (a) the diagram represents the connection of a RAM chip of twice the number of bytes as the one given and (b) that RAM chip occupies the block of memory beginning at location \$A000.



(d) Which component(s) would not be needed if the 68HC11 had separate address and data busses?

8.	(6 marks) Indicate whether each of the following statements is true or false.	. •
	A processor using memory mapped I/O requires special I/O instructions.	·
	On the 68HC11, external memory must respond within one E clock cycle.	
	RAM and ROM can overlap in the address space because they are different types of memory.	·
	The PowerPC has separate fixed and floating point units only because the results of one are never needed by the other.	
	Good RISC design eliminates the need for a cache.	·
	Effective use of the branch prediction mechanism on the PowerPC requires special coding on the part of the assembly language programmer or the compiler.	
9.	(3 marks) State three significant factors that distinguish RISC designs from CISC designs.	igns:
		<u> </u>
10.	 (7 marks) (a) Briefly explain the difference between write-through and write-back with to cache management. 	th respect
	(b) Briefly explain what is meant by a set associative cache.	

	marks)) Briefly explain what is meant by pipelining and how it speeds up the execution of machine language instructions.
_	
(b) Why does a conditional branch cause difficulties for pipelining whereas an unconditional branch does not?
_	
 2. (5 (a	marks)) Briefly explain the difference between SIMD and MIMD with reference to parallel processing.
	P
(b) What is the dominant factor as to whether a problem can be effectively 'parallelized' on a SIMD machine?
	·

**** END OF EXAMINATION ****