UNIVERSITY OF VICTORIA EXAMINATIONS SUMMER 2009

C SC 230 - Introduction to Computer Architecture and Assembly Language - CRN# 30234

STUDENT NUMBER:	
TME: 3 hours	
INSTRUCTOR: M Serra and R R	POWP

TOTAL MARKS: 100

TO BE ANSWERED ON THE PAPER

Question No.	Value	Mark	Question No.	Value	Mark
1	8		9	6	
2	4		10	6	
3	4		11	8	
4	2		12	10	
5	6		13	8	
6	18		14	8	
7	10		TOTAL	100	
8	2				

INSTRUCTIONS:

- 1. STUDENTS MUST COUNT THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE, AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE INVIGILATOR
- 2. This examination paper consists of 19 pages including this cover page plus 2 pages of Appendix.
- 3. No aids are permitted. However, an Appendix describing the ARM instruction set is provided for your use.
- 4. The marks assigned to each question are shown within square brackets. Partial marks are available for all questions.
- 5. Please be precise but brief, and use point form where appropriate.
- 6. It is strongly recommended that you read the entire exam through from beginning to end before beginning to answer the questions.


Qustion 1. [8] Amdhal's law was discussed, stated as:.

Speedup =
$$\frac{1}{f + \frac{1 - f}{p}}$$

You task is to explain briefly what it is and in what context it is applied, as if you were giving a mair lecture. Answering the questions below should guide you.

- (a) Can you explain what this formula means and what each parameter is?
- (b) 2] Can you give an example to show its impact when f=10% and the number of PEs used is 10?
- (c) [] What is the meaning of this law, or what is its impact, if one were to offer you to use an Imost unlimited number of PEs to build the biggest supercomputer ever?

Question 2. [4] Figure 1 shows the possible organization of a 4-stage pipeline.



	ĭν						
[2] Redraw th	e diagram si	lowing m	016				III a be
scalar design	e diagram si	nowing in	ov die org			10001 4021	III d Sc
scalar design	e diagram si	nowing in	- The org				
scalar design	e diagram si	TOWING THE					
scalar design	e diagram si	lowing no					ii u su
scalar design	e diagram si	lowing no					
scalar design	e diagram si	lowing no			_		ii a se
scalar design	e diagram si	lowing no		- 10			
scalar design	e diagram si	townig no		- 10			
scalar design	e diagram si	townig no		*			
scalar design	e diagram si	townig no					
scalar design	e diagram si	townig no					
scalar design	e diagram si	townig no					
scalar design.	e diagram si	townig no					
scalar design	e diagram si	townig no					
[2] Redraw th scalar design.	e diagram si	townig no					
scalar design	e diagram si	townig no					

Question 3. [4] When looking at parallel processing and its characteristics, three main items are considered: the number of processing units (PEs), their interconnection and the organization of memory being accessed. All three characteristics affect performance, which can be further subdivided into four evaluation points: *parallel time*, *speedup*, *efficiency* and *throughput*. Give a clear definition below using an appropriate formula for *speedup* and *efficiency*.

			,
speedup			
		*	
efficiency			
п			

Quetion 4. [2] A system requires an 8MB ROM and a 23MB RAM, all byte addressable, plus it nees another 2²⁰ addresses for peripherals. What is the minimum number of lines to be used for an Address Bus? Show your work to explain your final answer [1 for answer, 1 for explanation].

Question 5. [6] Program execution time, *T*, can be defined as:

$$T = \frac{N \times S}{R}$$
 where

- T's the total elapsed time,
- Nis the number of machine language instructions used during the execution (not necessarily the number of machine instructions in the object code),
- S is the number of basic steps needed to execute one machine instruction (where each basic step is assumed to take 1 clock cycle),
- R is the clock rate.


You are asked to examine T for a certain high-level language program. The program can be run on a RISC or a CISC computer. Both computers use pipelined instruction execution and have the same clock rate R. However pipelining in the RISC machine is more effective than in the CISC machine, such that the effective value of Sr for the RISC machine is 1.2, but it is Sc = 1.5 for the CISC machine. You are told that the program will have the same total execution time T on both machines if Nc, the number of machine language instructions for CISC, is 80% or 4/5 of Nr, the number of machine language

(a) [1] Elapsed time in RI	SC: Tr =	
b) [1] Elapsed time in Cl	ISC: Tc =	
c) [4] Given Sc = 1.5 and	Sr = 1.2, the conjecture is tha	at Nc = 4/5 Nr will give Tr = Tc. Why?
s 16K blocks of 16 words 4] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3
s 16K blocks of 16 words 4] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) organization of the cache ar wwhere they would map into	
s 16K blocks of 16 words 1] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 c cache slots. Your 3 examples should
s 16K blocks of 16 words 1] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 c cache slots. Your 3 examples should
s 16K blocks of 16 words 1] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 c cache slots. Your 3 examples should
s 16K blocks of 16 words 1] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 c cache slots. Your 3 examples should
s 16K blocks of 16 words 1] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 o cache slots. Your 3 examples should third block for which there is a collision
s 16K blocks of 16 words 1] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 o cache slots. Your 3 examples should third block for which there is a collision
s 16K blocks of 16 words 4] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 o cache slots. Your 3 examples should third block for which there is a collision
s 16K blocks of 16 words 4] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 o cache slots. Your 3 examples should third block for which there is a collision
s 16K blocks of 16 words 4] Draw a diagram of the nemory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least 3 o cache slots. Your 3 examples should third block for which there is a collision
s 16K blocks of 16 words 4] Draw a diagram of the memory blocks and shov	each. (Reminder: 1K = 1024) e organization of the cache ar wwhere they would map into	nd memory with labels. Pick at least o cache slots. Your 3 examples should third block for which there is a collisi


(1)1] Draw the diagram again assuming the cache is now 2-way associative and show the hanges. Use the same examples from above to show how the memory blocks would map into he newly organized cache.

(c) Assume you have the initial direct mapped cache organization with an access time of 10 ns, and he time to fill a cache slot is 200 ns. Load-through is not used; that is, when an accessed word is not found in the cache, the entire block is brought into the cache and the word is then accessed hrough the cache. Initially the cache is empty. You are asked to compute the hit ratio and the effective access time for a program which loops 10 times over memory blocks 15-200. To help you, a simulation of the first pass through the loop has been done with an explanation. Follow it hrough so that you can proceed later.

- The loop needs to execute starting at memory block [15].
- Access is requested and there is a cache miss.
- Start loading from memory block [15] to memory block [127]
- Store in cache slots (15) to (127)
- 113 accesses, all misses
- 113 @ (10 + 200) ns = 113 x 210 ns = 27,730 ns



- Continue the loop needing access and having to load from memory [128] to memory [142]
- Store in cache slots (0) to (14)
- 15 accesses, all misses
- $15 @ (10 + 200) \text{ ns} = 15 \times 210 \text{ ns} = 3,150 \text{ ns}$



- Continue loading from memory [143] to memory [200]
- Store in cache slots (15) to (72)
- 58 accesses, all misses
- 58 @ (10 + 200) ns = 58×210 ns = 12,180 ns

This is what the cache looks like after the first loop.

After the first loop, there have been (113+15+58) = 186 accesses to memory, all misses from the cache and all needing to load cache slots. Hit ratio = 0/186 = 0. Total time = (27,730+3,150+12,180) ns = 43,060 ns. Collisions occurred for slots (15) to (72).

[i] [6] Now repeat the simulation shown above for the second pass through the loop, accessing memory blocks [15] to [200] again. Use the empty diagrams below and explain what

happens in a similar fashion as exemplified above. At the end show the state of the cache after the second loop and compute the hit ratio for this second iteration. You will be marked for the detailed answers and explanations.

0				
0				
1				
•				
1				
1				
7	*			
7.				
7:				
1.7				

sla#			
0			
1			
g/a			
14			
15			
ar ira			
71			
72			
73			
*000)		
127			

ot#	
4 5	
1	
2	
3	
27	

Gothrough the process one more time, for the third pass through the loop. The same empty diagrams are provided for you as a worksheet but this time they will not be marked. The only marks wil be for answering some final questions below.

sbt#	
0	×
1	
*) •	
14	
15	

71	
72	
73	
127	


sot #			
i .			
	,		
14			
5			
8.3			
1			
2			
3			
127			

s lot #			
0			
1			
-1.			
14			
15			
***	×		
71			
72			
73			
127			

[ii] [4] After 3 passes through the loop you must have some idea of what is happening. Can you draw your conclusions stating what you expect to take place for the execution of this program which loops 10 times from locations 15-200? Your minimal answer will include the hit ratio for each iteration and overall, plus an explanation.




Question 7. [10] You have seen the diagram in Figure 2 before, showing some possible interconnections between peripheral devices and a processor, through the interfaces.



(a) [2] State at least two possible protocols for the communication between the processor and the interfaces (no descriptions).

(b) 2] State at least two possible protocols for the communication between the interfaces and the evices (no descriptions).
(c> [] State at least one reason why interfaces are needed.
(d) [] Choose one of the protocols from (a) or from (b) and describe it briefly. You do not need escribe every detail, but show that you have clearly understood.
8
8
(e) [:] Is an interface usually a software or a hardware component?
Question 8. [2] When running a particular program with N memory accesses, a system with a cache and paged virtual memory generates a total of M cache misses and F page faults. T1 is the time for a cache hit, T2 the time for a main memory hit, T3 the time to load a page into main mory from disk. Answer the following questions and justify all your answers to get full marks.
(a) [1] What is the cache hit ratio?
(b) [1] What is the main memory hit ratio? That is, what proportion of memory accesses do not generate a page fault?



Question 10. [6] Consider the high level instruction: "A = B + C \times D;" and then consider how to translate it into a set of low level instructions in different architectures and instruction sets. You are given 3 cases below. State the corresponding low level instructions using the *minimum* number of registers in each case. In all 3 cases, the "LOAD" and "STORE" instructions have the same semantics as shown in Table 1.

Table 1: "LOAD" and "STORE" instructions common to all 3 cases

INSTRUCTION		OPERANDS	SEMANTICS		
LOAD	<op1>,<op2></op2></op1>	<op1> can be only a register;<op2> can be a register or the name of a variable in memory.</op2></op1>	If <op2> is a register, then its content is copied to the register of <op1>; else the content of the named variable is copied from memory to the register of <op1>.</op1></op1></op2>		
STORE	<op1>,<op2></op2></op1>	<op1> can be only a register;<op2> is the name of a variable in memory.</op2></op1>	The content of the register of <op1> is copied to memory in the variable named in <op2>.</op2></op1>		

Table 2: "MULT" and "ADD" instructions for the ISA of Case A

IN	STRUCTION	OPERANDS	SEMANTICS		
MUT	<op1>,<op2></op2></op1>	<op1> can be only a register;<op2> can be a register or the name of a variable in memory.</op2></op1>	<OP1> = $<$ OP1> x $<$ OP2> where the multiplication uses either the contents of the two registers of $<$ OP1> and $<$ OP2>, or it uses the content of the register in $<$ OP1> and the content of the named variable of $<$ OP2>. In both cases the result is assigned to the register in $<$ OP1>.		
AD	<op1>,<op2></op2></op1>	<op1> can be only a register;<op2> can be a register or the name of a variable in memory.</op2></op1>	<op1> = <op1> + <op2> where the addition uses either the contents of the two registers of <op1> and <op2>, or it uses the content of the register in <op1> and the content of the named variable of <op2>. In both cases the result is assigned to the register in <op1>.</op1></op2></op1></op2></op1></op2></op1></op1>		

Table 3: "MULT" and "ADD" instructions for the ISA of Case B

INSTRUCTION		OPERANDS	SEMANTICS		
MULT	<op1>,<op2></op2></op1>	Both <op1> and <op2> must be registers.</op2></op1>	$<$ OP1> = $<$ OP1> \times $<$ OP2> where the multiplication uses the contents of the two registers of $<$ OP1> and $<$ OP2>. The result is assigned to the register in $<$ OP1>.		
ADD	<op1>,<op2></op2></op1>	<op1> can be only a register; <op2> can be a register or the name of a variable from mem- ory.</op2></op1>	<op1> = <op1> + <op2> where the addition uses either the contents of the two registers of <op1> and <op2>, or it uses the content of the register in <op1> and the content of the named variable of <op2>. In both cases the result is assigned to the register in <op1>.</op1></op2></op1></op2></op1></op2></op1></op1>		

2	

Table 4: "MULT" and "ADD" instructions for the ISA of Case C

INSTRUCTION		OPERANDS	SEMANTICS		
MJLT	<op1>,<op2></op2></op1>	Both <op1> and <op2> must be registers.</op2></op1>	<op1> = <op1> x <op2> where the multiplication uses the contents of the two registers of <op1> and <op2>. The result is assigned to the register in <op1>.</op1></op2></op1></op2></op1></op1>		
A)D	<op1>,<op2></op2></op1>	Both <op1> and <op2> must be registers.</op2></op1>	<op1> = <op1> + <op2> where the addition uses the contents of the two registers of <op1> and <op2>. The result is assigned to the register in <op1>.</op1></op2></op1></op2></op1></op1>		

[2] CASE C: state the steps to execute " $A = B + C \times D$;" using the ISA of Table 4.							

Question 11. [8]

(a) [5] N gen	Number the following steps from 1 to 5 in the order they are performed in processing a eral interrupt sequence using the interrupt jump table technique.
	Recognize the interrupt event and set the event flag
	Load the PC with the address from the interrupt vector table
	Execute the first instruction of the interrupt handling routine
	Push the processor registers onto the stack
	Determine the interrupt vector number


(1b)1] Explain briefly the necessity for "levels" of	interrupts.
×	×
2] After an exception or interrupt has been p processing can resume within the application ase and what you think it actually happens.	n. State two examples in which this is not the
™ xmple	
ens of an array. The alternatives are illustrated in a (non-empty) sequence of	by the following two functions which identify
<pre>mt Min1(int* A, int N) { int *end, min = *A; for (end = A+N; A < end; A++) { if (*A < min) min = *A; } return min;</pre>	<pre>int Min2(int* A, int N) { int i, min = A[0]; for (i = 0; i < N; i++) { if (A[i] < min) min = A[i]; } return min;</pre>
[1] What is the C datatype of A in Min1? Circl	e the most appropriate answer below:
[i] int [ii] array of int [iii] po	ointer to int [iv] pointer to array of int
(1) Is the datatype of A different in Min2? Exp	plain:

	assembly code which corresponds exactly to the statement: if (*A < min) min = *A; in Min1.
ı	
	35
l	
(d)	[3] Assuming that A, N, i and min are held in registers R0 through R3 respectively, give ARM assembly code which corresponds exactly to the statement: if $(A[i] < min) min = A[i]$; in Min2.
	HTPLITZ.
	Tr.
(e)	[2] Which of the two functions, Min1 or Min2 , would you expect to execute faster for values of N > 1? Give at least one concrete reason why you think one is faster than the other, or why both should yield the same performance.


beeidiscussed in the course, namely Virtual Memory, Cache, Pipelining, MMU (Memory Managemeet Unit), TLB (Translation Lookaside Buffer), Page Table, DMA (Direct Memory Access). You nee to explain how all these function together when the processor needs to read data and produs a virtual address which needs to be translated into a physical address. You are expected to w=i| a cogent, brief, clear and precise explanation to following guiding questions: What is Virtual Metory? What are the steps which take place when there is a cache hit (best scenario)? What are the teps which take place when the needed data is only on disk (worst scenario)?

Q=15tion 13. [8] Assume you have a system which contains almost all the elements which have

Question 14. [8] In an ARM program a 2-dimensional array has been allocated and initialized such that it contains the data shown in Figure 3, both in its 2-dimensions programmer's view and in its memory layout view. The notation "e" is placed in elements unused at this point. Register R1 contains the address of this data structure. The 2-dimensional array has maximum size of 3 rows and 6 columns, yet at this point only a 3x4 subset is occupied by integers, with the rightmost 2 columns remaining unitialized. Register R3=6 contains the total number of columns for this array, while register R4=4 denotes the number of columns currently used. A second 1-dimensional array also exists, also shown in Figure 3, with 6 elements, all unitialized, with its starting address in R5.



Yor task is to write the few lines of ARM code to copy *only the elements currently used in a row* of the 2—imensional array to the 1-dimensional array. For this instantiation of the code, register R2=1 deotes the row number to be copied. The expected final output is shown in Figure 4.



-					
R					
	×				