# **Complete Instruction Set Summary**

#### **Instruction Set Summary**

Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks	#Clocks XMEGA
		Arith	metic and Logic Instructions	3		•	•	•
ADD	Rd, Rr	Add without Carry	Rd	←	Rd + Rr	Z,C,N,V,S,H	1	
ADC	Rd, Rr	Add with Carry	Rd	<b>←</b>	Rd + Rr + C	Z,C,N,V,S,H	1	
ADIW <sup>(1)</sup>	Rd, K	Add Immediate to Word	Rd	<b>←</b>	Rd + 1:Rd + K	Z,C,N,V,S	2	
SUB	Rd, Rr	Subtract without Carry	Rd	<b>←</b>	Rd - Rr	Z,C,N,V,S,H	1	
SUBI	Rd, K	Subtract Immediate	Rd	<b>←</b>	Rd - K	Z,C,N,V,S,H	1	
SBC	Rd, Rr	Subtract with Carry	Rd	<b>←</b>	Rd - Rr - C	Z,C,N,V,S,H	1	
SBCI	Rd, K	Subtract Immediate with Carry	Rd	<b>←</b>	Rd - K - C	Z,C,N,V,S,H	1	
SBIW <sup>(1)</sup>	Rd, K	Subtract Immediate from Word	Rd + 1:Rd	<b>←</b>	Rd + 1:Rd - K	Z,C,N,V,S	2	
AND	Rd, Rr	Logical AND	Rd	<b>←</b>	Rd • Rr	Z,N,V,S	1	
ANDI	Rd, K	Logical AND with Immediate	Rd	<b>←</b>	Rd • K	Z,N,V,S	1	
OR	Rd, Rr	Logical OR	Rd	<b>←</b>	Rd v Rr	Z,N,V,S	1	
ORI	Rd, K	Logical OR with Immediate	Rd	<b>←</b>	Rd v K	Z,N,V,S	1	
EOR	Rd, Rr	Exclusive OR	Rd	<b>←</b>	Rd ⊕ Rr	Z,N,V,S	1	
СОМ	Rd	One's Complement	Rd	<b>←</b>	\$FF - Rd	Z,C,N,V,S	1	
NEG	Rd	Two's Complement	Rd	<b>←</b>	\$00 - Rd	Z,C,N,V,S,H	1	
SBR	Rd,K	Set Bit(s) in Register	Rd	<b>←</b>	Rd v K	Z,N,V,S	1	
CBR	Rd,K	Clear Bit(s) in Register	Rd	<b>←</b>	Rd • (\$FFh - K)	Z,N,V,S	1	
INC	Rd	Increment	Rd	<b>←</b>	Rd + 1	Z,N,V,S	1	
DEC	Rd	Decrement	Rd	<b>←</b>	Rd - 1	Z,N,V,S	1	
TST	Rd	Test for Zero or Minus	Rd	<b>←</b>	Rd • Rd	Z,N,V,S	1	
CLR	Rd	Clear Register	Rd	<b>←</b>	Rd ⊕ Rd	Z,N,V,S	1	
SER	Rd	Set Register	Rd	<b>←</b>	\$FF	None	1	
MUL <sup>(1)</sup>	Rd,Rr	Multiply Unsigned	R1:R0	<b>←</b>	Rd x Rr (UU)	Z,C	2	
MULS <sup>(1)</sup>	Rd,Rr	Multiply Signed	R1:R0	<b>←</b>	Rd x Rr (SS)	Z,C	2	
MULSU <sup>(1)</sup>	Rd,Rr	Multiply Signed with Unsigned	R1:R0	<b>←</b>	Rd x Rr (SU)	Z,C	2	
FMUL <sup>(1)</sup>	Rd,Rr	Fractional Multiply Unsigned	R1:R0	<b>←</b>	Rd x Rr<<1 (UU)	Z,C	2	
FMULS <sup>(1)</sup>	Rd,Rr	Fractional Multiply Signed	R1:R0	<b>←</b>	Rd x Rr<<1 (SS)	Z,C	2	
FMULSU <sup>(1)</sup>	Rd,Rr	Fractional Multiply Signed with Unsigned	R1:R0	<b>←</b>	Rd x Rr<<1 (SU)	Z,C	2	
DES	К	Data Encryption	if (H = 0) then R15:R0 else if (H = 1) then R15:R0	<b>←</b>	Encrypt(R15:R0, K) Decrypt(R15:R0, K)			1/2
		Bra	nch Instructions				+	
RJMP	k	Relative Jump	PC	<b>←</b>	PC + k + 1	None	2	
IJMP <sup>(1)</sup>		Indirect Jump to (Z)	PC(15:0) PC(21:16)	<b>←</b>	Z, 0	None	2	
EIJMP <sup>(1)</sup>		Extended Indirect Jump to (Z)	PC(15:0) PC(21:16)	<b>←</b>	Z, EIND	None	2	
JMP <sup>(1)</sup>	k	Jump	PC	<b>←</b>	k	None	3	





Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks	#Clocks XMEGA
RCALL	k	Relative Call Subroutine	PC	<b>←</b>	PC + k + 1	None	3 / 4 <sup>(3)(5)</sup>	2 / 3 <sup>(3)</sup>
ICALL <sup>(1)</sup>		Indirect Call to (Z)	PC(15:0) PC(21:16)	<b>←</b>	Z, 0	None	3 / 4 <sup>(3)</sup>	2 / 3 <sup>(3)</sup>
EICALL <sup>(1)</sup>		Extended Indirect Call to (Z)	PC(15:0) PC(21:16)	<b>←</b>	Z, EIND	None	4 (3)	3 (3)
CALL <sup>(1)</sup>	k	call Subroutine	PC	<b>←</b>	k	None	4 / 5 <sup>(3)</sup>	3 / 4 <sup>(3)</sup>
RET		Subroutine Return	PC	←	STACK	None	4 / 5 <sup>(3)</sup>	
RETI		Interrupt Return	PC	←	STACK	1	4 / 5 <sup>(3)</sup>	
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC$	←	PC + 2 or 3	None	1/2/3	
СР	Rd,Rr	Compare	Rd - Rr			Z,C,N,V,S,H	1	
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C			Z,C,N,V,S,H	1	
CPI	Rd,K	Compare with Immediate	Rd - K			Z,C,N,V,S,H	1	
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC	<b>←</b>	PC + 2 or 3	None	1/2/3	
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC	<b>←</b>	PC + 2 or 3	None	1/2/3	
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC	<b>←</b>	PC + 2 or 3	None	1/2/3	2/3/4
SBIS	A, b	Skip if Bit in I/O Register Set	If (I/O(A,b) =1) PC	<b>←</b>	PC + 2 or 3	None	1/2/3	2/3/4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BREQ	k	Branch if Equal	if (Z = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRNE	k	Branch if Not Equal	if (Z = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRCS	k	Branch if Carry Set	if (C = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRSH	k	Branch if Same or Higher	if (C = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRLO	k	Branch if Lower	if (C = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRMI	k	Branch if Minus	if (N = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRPL	k	Branch if Plus	if (N = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V= 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRTS	k	Branch if T Flag Set	if (T = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC	<b>←</b>	PC + k + 1	None	1/2	
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC	<b>←</b>	PC + k + 1	None	1/2	
	I.		ansfer Instructions			1	I	
MOV	Rd, Rr	Copy Register	Rd	<b>←</b>	Rr	None	1	
MOVW <sup>(1)</sup>	Rd, Rr	Copy Register Pair	Rd+1:Rd	<b>←</b>	Rr+1:Rr	None	1	
LDI	Rd, K	Load Immediate	Rd	<b>←</b>	K	None	1	
LDS <sup>(1)</sup>	Rd, k	Load Direct from data space	Rd	<b>←</b>	(k)	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	2 <sup>(3)(4)</sup>
	· ·		Rd		(X)	None	1(5)2(3)	1(3)(4)

# **AVR Instruction Set**

Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks	#Clocks XMEGA
LD <sup>(2)</sup>	Rd, X+	Load Indirect and Post-Increment	Rd X	<b>←</b>	(X) X + 1	None	2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	<b>←</b>	X - 1 (X)	None	2 <sup>(3)</sup> /3 <sup>(5)</sup>	2 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	<b>←</b>	(Y)	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 (3)(4)
LD <sup>(2)</sup>	Rd, Y+	Load Indirect and Post-Increment	Rd Y	<b>←</b>	(Y) Y + 1	None	2 <sup>(3)</sup>	1 (3)(4)
LD <sup>(2)</sup>	Rd, -Y	Load Indirect and Pre-Decrement	Y Rd	<b>←</b>	Y - 1 (Y)	None	2 <sup>(3)</sup> /3 <sup>(5)</sup>	2 <sup>(3)(4)</sup>
LDD <sup>(1)</sup>	Rd, Y+q	Load Indirect with Displacement	Rd	<b>←</b>	(Y + q)	None	2 <sup>(3)</sup>	2(3)(4)
LD <sup>(2)</sup>	Rd, Z	Load Indirect	Rd	<b>←</b>	(Z)	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1(3)(4)
LD <sup>(2)</sup>	Rd, Z+	Load Indirect and Post-Increment	Rd Z	<b>←</b>	(Z), Z+1	None	2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, -Z	Load Indirect and Pre-Decrement	Z Rd	<b>←</b>	Z - 1, (Z)	None	2(3)/3(5)	2 <sup>(3)(4)</sup>
LDD <sup>(1)</sup>	Rd, Z+q	Load Indirect with Displacement	Rd	<b>←</b>	(Z + q)	None	2 <sup>(3)</sup>	2 <sup>(3)(4)</sup>
STS <sup>(1)</sup>	k, Rr	Store Direct to Data Space	(k)	<b>←</b>	Rd	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	X, Rr	Store Indirect	(X)	<b>←</b>	Rr	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	X+, Rr	Store Indirect and Post-Increment	(X) X	<b>←</b>	Rr, X + 1	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-X, Rr	Store Indirect and Pre-Decrement	X (X)	<b>←</b>	X - 1, Rr	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	Y, Rr	Store Indirect	(Y)	<b>←</b>	Rr	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	Y+, Rr	Store Indirect and Post-Increment	(Y) Y	<b>←</b>	Rr, Y + 1	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-Y, Rr	Store Indirect and Pre-Decrement	Y (Y)	<b>←</b>	Y - 1, Rr	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
STD <sup>(1)</sup>	Y+q, Rr	Store Indirect with Displacement	(Y + q)	<b>←</b>	Rr	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	Z, Rr	Store Indirect	(Z)	<b>←</b>	Rr	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	Z+, Rr	Store Indirect and Post-Increment	(Z) Z	<b>←</b>	Rr Z + 1	None	1 <sup>(5)</sup> /2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-Z, Rr	Store Indirect and Pre-Decrement	Z	<b>←</b>	Z - 1	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
STD <sup>(1)</sup>	Z+q,Rr	Store Indirect with Displacement	(Z + q)	<b>←</b>	Rr	None	2 <sup>(3)</sup>	2 <sup>(3)</sup>
LPM <sup>(1)(2)</sup>		Load Program Memory	R0	<b>←</b>	(Z)	None	3	3
LPM <sup>(1)(2)</sup>	Rd, Z	Load Program Memory	Rd	<b>←</b>	(Z)	None	3	3
LPM <sup>(1)(2)</sup>	Rd, Z+	Load Program Memory and Post- Increment	Rd Z	<b>←</b>	(Z), Z + 1	None	3	3
ELPM <sup>(1)</sup>		Extended Load Program Memory	R0	<b>←</b>	(RAMPZ:Z)	None	3	
ELPM <sup>(1)</sup>	Rd, Z	Extended Load Program Memory	Rd	<b>←</b>	(RAMPZ:Z)	None	3	
ELPM <sup>(1)</sup>	Rd, Z+	Extended Load Program Memory and Post-Increment	Rd Z	<b>←</b>	(RAMPZ:Z), Z + 1	None	3	
SPM <sup>(1)</sup>		Store Program Memory	(RAMPZ:Z)	<b>←</b>	R1:R0	None	-	-
SPM <sup>(1)</sup>	Z+	Store Program Memory and Post- Increment by 2	(RAMPZ:Z) Z	<b>←</b>	R1:R0, Z+2	None	-	-
IN	Rd, A	In From I/O Location	Rd	<b>←</b>	I/O(A)	None	1	
OUT	A, Rr	Out To I/O Location	I/O(A)	<b>←</b>	Rr	None	1	
PUSH <sup>(1)</sup>	Rr	Push Register on Stack	STACK	<b>←</b>	Rr	None	2	1 <sup>(3)</sup>
POP <sup>(1)</sup>	Rd	Pop Register from Stack	Rd	<b>←</b>	STACK	None	2	2 <sup>(3)</sup>





Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks	#Clocks
XCH	Z, Rd	Exchange	(Z) Rd	<b>←</b>	Rd, (Z)	None	1	
LAS	Z, Rd	Load and Set	(Z) Rd	<b>←</b>	Rd v (Z) (Z)	None	1	
LAC	Z, Rd	Load and Clear	(Z) Rd	<b>←</b>	(\$FF – Rd) • (Z) (Z)	None	1	
LAT	Z, Rd	Load and Toggle	(Z) Rd	<b>←</b>	Rd ⊕ (Z) (Z)	None	1	
		В	it and Bit-test Instructions					
LSL	Rd	Logical Shift Left	Rd(n+1) Rd(0) C	← ← ←	Rd(n), 0, Rd(7)	Z,C,N,V,H	1	
LSR	Rd	Logical Shift Right	Rd(n) Rd(7) C	<b>←</b> <b>←</b>	Rd(n+1), 0, Rd(0)	Z,C,N,V	1	
ROL	Rd	Rotate Left Through Carry	Rd(0) Rd(n+1) C	← ← ←	C, Rd(n), Rd(7)	Z,C,N,V,H	1	
ROR	Rd	Rotate Right Through Carry	Rd(7) Rd(n) C	← ← ←	C, Rd(n+1), Rd(0)	Z,C,N,V	1	
ASR	Rd	Arithmetic Shift Right	Rd(n)	<b>←</b>	Rd(n+1), n=06	Z,C,N,V	1	-
SWAP	Rd	Swap Nibbles	Rd(30)	$\leftrightarrow$	Rd(74)	None	1	
BSET	s	Flag Set	SREG(s)	<b>←</b>	1	SREG(s)	1	
BCLR	s	Flag Clear	SREG(s)	<b>←</b>	0	SREG(s)	1	
SBI	A, b	Set Bit in I/O Register	I/O(A, b)	<b>←</b>	1	None	1 <sup>(5)</sup> 2	1
CBI	A, b	Clear Bit in I/O Register	I/O(A, b)	<b>←</b>	0	None	1 <sup>(5)</sup> /2	1
BST	Rr, b	Bit Store from Register to T	Т	<b>←</b>	Rr(b)	Т	1	
BLD	Rd, b	Bit load from T to Register	Rd(b)	<b>←</b>	Т	None	1	
SEC		Set Carry	С	<b>←</b>	1	С	1	
CLC		Clear Carry	С	<b>←</b>	0	С	1	
SEN		Set Negative Flag	N	<b>←</b>	1	N	1	
CLN		Clear Negative Flag	N	<b>←</b>	0	N	1	
SEZ		Set Zero Flag	Z	<b>←</b>	1	Z	1	
CLZ		Clear Zero Flag	Z	<b>←</b>	0	Z	1	
SEI		Global Interrupt Enable	I	<b>←</b>	1	1	1	
CLI		Global Interrupt Disable	1	<b>←</b>	0	ı	1	
SES		Set Signed Test Flag	S	<b>←</b>	1	S	1	
CLS		Clear Signed Test Flag	S	<b>←</b>	0	S	1	
SEV		Set Two's Complement Overflow	V	<b>←</b>	1	V	1	
CLV		Clear Two's Complement Overflow	V	<b>←</b>	0	V	1	
SET		Set T in SREG	Т	<b>←</b>	1	Т	1	
CLT		Clear T in SREG	Т	<b>←</b>	0	Т	1	
SEH		Set Half Carry Flag in SREG	Н	<b>←</b>	1	Н	1	
CLH		Clear Half Carry Flag in SREG	Н	<b>←</b>	0	Н	1	
		MCU (	Control Instructions					
BREAK <sup>(1)</sup>		Break	(See specific des	scr. fo	r BREAK)	None	1	

### AVR Instruction Set

Mnemonics	Operands	Description	Operation	Flags	#Clocks	#Clocks XMEGA
NOP		No Operation		None	1	
SLEEP		Sleep	(see specific descr. for Sleep)	None	1	
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1	

- Notes: 1. This instruction is not available in all devices. Refer to the device specific instruction set summary.
  - 2. Not all variants of this instruction are available in all devices. Refer to the device specific instruction set summary.
  - 3. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
  - 4. One extra cycle must be added when accessing Internal SRAM.
  - 5. Number of clock cycles for Reduced Core tinyAVR.

