UNIVERSITY OF VICTORIA

EXAMINATIONS SPRING 2009

C SC 230 A01 – Introduction to Computer Architecture

NME:	· · ·	STUDENT NO.:
IISTRUCTOR: R. N. Horspool		DURATION: 3 hours

TO BE ANSWERED ON THE PAPER

Question No.	Value	Mark	Question No.	Value	Mark
1	1 12		7	14	
2	15		8	14	
3	12		9	12	
4	16		10	12	
5	13		11	10	
6	10			/	
i di ini	TOTAL N	MARKS		140	

INSTRUCTIONS:

- STUDENTS MUST COUNT THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE, AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE INVIGI-LATOR
- 2. THIS EXAM HAS 14 PAGES, AND A ONE PAGE / 2-SIDED SEPARATE HANDOUT.
- 3. No aids are permitted. However, a 2-sided ARM instruction set reference page is provided for your use.
- 4. The marks assigned to each question are shown in square brackets. Partial marks are available for all questions.
- 5. Please be precise but brief, and use point form where appropriate.
- 6. It is strongly recommended that you read the entire exam through from beginning to end before beginning to answer the questions.

Question 1. [12] Fill in your answers in the right-hand column of the table below:

a)	What is the <i>binary</i> representation of the decimal number 623 ?	
b)	What is the hexadecimal representation of the decimal number 623?	
c)	What is the 8-bit two's complement <i>binary</i> representation of the decimal number -11?	~
d)	What is the 32-bit two's complement hexadecimal representation of the decimal number -11?	ν.
e)	What is the <i>decimal</i> equivalent of the hexadecimal number 0x20B?	
f)	A machine has 85 opcodes; how many bits are needed for the opcode field of an instruction on that machine?	
g)	What is $(2^{14} \times 2^{13}) / 8$? (Give your answer as a power of two.)	
h)	An array A of 2-byte integers begins in memory at address $0 \times 2ba8$; what is the address of the element A[15]? (Note: 15 is a decimal number, and the first array element is A[0].)	
i)	If R1 = 0x3E04 and R2 = 0x0E, what memory location is accessed by the ARM instruction LDR R0, [R1, R2, 1s1 #2]?	
j)	If R1 = 0x0007 initially, what new value is stored in R1 by the ARM instruction ADD R1, R1, R1, 1s1 #2 ?	
k)	If R1 = 0x0007 initially, what new value is stored in R1 by the ARM instruction RSB R1, R1, R1, 1s1 #3 ?	
1)	Simplify the following expression, giving your answer in hexadecimal: (0x0A3D2 & 0xFF00F) 0x3D0	

Question 2. [15] Find the word or phrase from the list on the left that best matches the descriptions in the table of the right. Use the numbers to the left of words in the answer, and write them in the right-hand column of the scond table. Each answer should be used only once. Fill in the column labelled "#" below:

	and the second s
_ 1	status register
2	word
3	direct mapped cache
4	flash memory
5	program counter
6	MMU (memory management unit)
7	fully associative cache
8	an interrupt
9	decoder
10	opcode
11	link register
12	pipeline
13	DRAM (dynamic random access memory)
14	virtual memory
15	cycle stealing

	Description	#
A	Memory which retains its contents without power for an indefinite period.	
В	A register which holds the condition code	
C	A group of bits with the size used as data operands by most instructions.	
D	Component of the CPU where instructions are executed as a series of stages.	****
E	A device which translates virtual addresses to real addresses.	
F	A logic circuit which generates a 1 value on one of its output lines as selected by the binary number provided as its input.	
G	A register which holds the return address from a subroutine	
Н	A combination of RAM memory and disk memory which the program can access as though it were all RAM memory	
I	An asynchronous transfer of control to a system software routine.	
J	Memory whose contents must be repeatedly refreshed.	
K	A cache where any slot can hold any item.	
L	Means by which DMA (direct memory access) obtains its access to main memory	
M	A register which gives the address of the next instruction to execute	
N	A command to the CPU to perform an action.	
0	A cache where each item has a unique slot	

Qestion 3. [12] Figure 1 shows the main components of a CPU (which is not the ARM processor), its interface to one mory via buses and its internal datapath. In the "Fetch/Decode/Execute" phases of an instruction, the "Etch" phase is the same for every instruction. (The Fetch phase includes the operation of incrementing PC by 4; Il instructions are 4 bytes in size.) The sequence of steps for the Fetch phase is shown in Table 1. Imitate the step and level of detail when answering parts (a) and (b) below. a) [6] Give the detailed steps performed during the phases which follow Fetch for the instruction: LDIND R1, [R2] where LDIND is the Load-Indirect instruction. In this example, register R2 holds the address of a word of memory, and that word holds the address of another word of memory. It is the word at that second address which is copied into register R1. The semantics can be expressed as: R1 = Memory[Memory[R2]]
b) [6] Give the detailed steps performed during the phases which follow Fetch for the instruction: BRX R1 where BRX is the Branch-Relative-Indexed instruction. In the example, it causes an unconditional transfer of control to the intruction at the address computed as PC+R1.




Figure 1: A sample processor and its internal components

Table 1: Steps Performed during Fetch Phase of an Instruction

Step	Action
1.	$PC \rightarrow MAR$
2.	MAR→ address bus
3.	Read signal → control lines
4.	PC → B input of ALU
5.	0 → MUX to select 4 as input

Step	Action
6.	Add signal → ALU control lines
7.	$Z \rightarrow PC$
8.	Wait for memory to finish reading
9.	Data bus → MDR
10.	$MDR \rightarrow IR$

Qustion 4. [16] You are to write ARM code for a function which checks whether parentheses are properly balanced inside a text string. They are balanced if the number of right parentheses never exceeds the number of left partitions as the string is read from left to right and, at the end, the two numbers are equal. Some C code for this fourtion is provided below. The function returns 1 if the parentheses are balanced and 0 otherwise.

Wre this function in ARM assembler. Do not provide code for the main calling routine. Assume that the string addess (the str parameter) is passed in register R0. The result is to be returned in register R0. Your function is moullowed to have any side-effects. Make sure you include appropriate comments to receive full marks.

IBalanced: @ your ARM code begins here (continue on next page if needed)

	@ (continuation of IsBalanced function)
	*
1	
Question 5. [13] Assume you have	a system which contains various elements which have been discussed in the
Tanslation Lookaside Buffer, Page	he, Main Memory, Pipelining, MMU (Memory Management Unit), TLB
Tansiadon Lookaside Burier), Page	Table, DMA (Direct Memory Access). Answer the following questions:
1) [1] Where is the Page Table store	ed?
) [1] Whose is the TT D	
) [1] Where is the TLB stored?	

[3] Describe the steps which take place when there is a cache hit (the best case scenario).
[3] Describe the steps which take place when the needed data is still on disk (the worst case scenario).
e) [3] Describe the steps which take place when the needed data is in main memory, but not in the cache.
f) [2] You may or may not have mentioned the DMA in the steps above. If you included the DMA, give a definition of what it is and what function it had in the previous 3 scenarios. If you did not include the DMA, state why not and still give a definition of what it is.


1					
[2] G	ive a one ser	ntence explar	nation of data haza	rd.	
[2] C	ino a series			1	
[2] G	ive a one ser	itence explar	nation of structural	hazard.	
[4] Co ard(s)	onsider the	sequence of	ARM instructions	listed below. Where in this sequencing and state which kind of h	ence might pipelining ha
ard(s)	onsider the occur – given in line 4 is	e the line nu	ARM instructions	listed below. Where in this sequ ction, and state which kind of h	ence might pipelining ha
ard(s)	occur - give	e the line nu	ARM instructions mber of the instru	listed below. Where in this sequention, and state which kind of h	ence might pipelining ha azard it is. Assume that th
brancl	occur - give	taken. MUL	mber of the instru	listed below. Where in this sequention, and state which kind of h	ence might pipelining ha azard it is. Assume that tl
brancl 1 2 3	occur - give	taken. MUL SUBS	r1, r2, r3 r1, r1, #1	ction, and state which kind of h	ence might pipelining ha azard it is. Assume that th
branch	occur - give	taken. MUL SUBS BEQ	r1, r2, r3 r1, r1, #1 L1	listed below. Where in this sequenction, and state which kind of head of the description of the description of the description.	ence might pipelining ha azard it is. Assume that tl
brancl 1 2 3 4 5	occur – given in line 4 is	taken. MUL SUBS BEQ STR	r1, r2, r3 r1, r1, #1 L1 r1, [r4]	ction, and state which kind of h	ence might pipelining ha azard it is. Assume that tl
branch	occur - give	taken. MUL SUBS BEQ	r1, r2, r3 r1, r1, #1 L1	ction, and state which kind of h	nence might pipelining ha azard it is. Assume that th

e cor	mpi	iter	are	24 1	bits	in s	ize,	and	men	nory						a wri	te-b	ack	pol	licy	for i	ts lin	es. A	Addro	esse
																70				- <u>11 11 - 2</u>	-				
Ho)W I	nar	ıy se	ets d	oes	the	cacl	ne co	onta	in?					1										
						2 ²⁴	byt	es o	f R/	AM :	mem	ory	in t	otal	, hov	w ma	ny	bloc	ks (of R	AM	me	nory	sha	ire t
nts	of t	he a	addı	ess:	the	off							***												
1		1	0	1	1	0	1		1	0	0	1	1	0	1	0		0	0	1	1	1	1	0	0
] W	hen	is t	he	V (v	alid) bit	set?	Wh	nen i	s it c	leare	d?													
							10																		
] W	hen	is t	he l	D (d	lirty) bi	set?	Но	ow d	oes t	this h	ielp	imp	lem	ent a	write	e-ba	ack j	poli	cy?			• •		
	Holling States	How relative to the latest terms of the latest	How man	How many lind How many lind How many set I How many	How many lines of How many sets de How many lines de How many li	How many lines does How many sets does How many sets does If the computer has me set in the cache? Consider the memorats of the address: the ongside the cache line) 1 1 0 1 1 When is the V (valid	How many lines does the How many sets does the How many sets does the How many sets does the Many sets of the cache? Consider the memory acoust of the address: the off ongside the cache line). 1 1 0 1 1 0	How many lines does the cach How many sets does the cach How many sets does the cach If the computer has 2 ²⁴ byte me set in the cache? Consider the memory address the offset wongside the cache line). 1 1 0 1 1 0 1	How many lines does the cache of How many sets does the cache of How many sets does the cache of How many sets does the cache come set in the cache? Consider the memory address bents of the address: the offset within the ongside the cache line). 1 1 0 1 1 0 1	How many lines does the cache contained. How many lines does the cache contained. How many sets does the cache contained. How many sets does the cache contained. If the computer has 2 ²⁴ bytes of Rame set in the cache? Consider the memory address belowed the cache line. 1 1 0 1 1 0 1 1 When is the V (valid) bit set? When it	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM me set in the cache? Consider the memory address below, givents of the address: the offset within the line ongside the cache line). 1 1 0 1 1 0 1 1 0 When is the V (valid) bit set? When is it of the address the V (valid) bit set?	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memme set in the cache? Consider the memory address below, given innusts of the address: the offset within the line, the ongside the cache line). 1 1 0 1 1 0 1 1 0 0 When is the V (valid) bit set? When is it cleared	How many lines does the cache contain? How many sets does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory me set in the cache? Consider the memory address below, given in binants of the address: the offset within the line, the set ongside the cache line). 1 1 0 1 1 0 1 1 0 0 1 When is the V (valid) bit set? When is it cleared?	How many lines does the cache contain? How many sets does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in the set in the cache? Consider the memory address below, given in binary. Into of the address: the offset within the line, the set numbers of the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 When is the V (valid) bit set? When is it cleared?	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total me set in the cache? Consider the memory address below, given in binary. Circuits of the address: the offset within the line, the set numbing side the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 0 When is the V (valid) bit set? When is it cleared?	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how me set in the cache? Consider the memory address below, given in binary. Circle arns of the address: the offset within the line, the set number, and an address the cache line). 1 1 0 1 1 1 0	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many me set in the cache? Consider the memory address below, given in binary. Circle and labrates of the address: the offset within the line, the set number, and thougside the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 0 1 0 1 0 1 0	Consider the memory address below, given in binary. Circle and label ents of the address: the offset within the line, the set number, and the tangside the cache line). When is the V (valid) bit set? When is it cleared?	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many bloc me set in the cache? Consider the memory address below, given in binary. Circle and label each nots of the address: the offset within the line, the set number, and the tag (vangside the cache line).	computer are 24 bits in size, and memory is byte addressable. How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many blocks me set in the cache? Consider the memory address below, given in binary. Circle and label each of ints of the address: the offset within the line, the set number, and the tag (which is of the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 0 0 0 0 0	How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many blocks of Reme set in the cache? Consider the memory address below, given in binary. Circle and label each of the nots of the address: the offset within the line, the set number, and the tag (which we ongside the cache line).	computer are 24 bits in size, and memory is byte addressable. How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many blocks of RAM me set in the cache? Consider the memory address below, given in binary. Circle and label each of the follouts of the address: the offset within the line, the set number, and the tag (which will be ongside the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 When is the V (valid) bit set? When is it cleared?	computer are 24 bits in size, and memory is byte addressable. How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many blocks of RAM memory set in the cache? Consider the memory address below, given in binary. Circle and label each of the following nots of the address: the offset within the line, the set number, and the tag (which will be savingside the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 1 0 1	computer are 24 bits in size, and memory is byte addressable. How many lines does the cache contain? How many sets does the cache contain? If the computer has 2 ²⁴ bytes of RAM memory in total, how many blocks of RAM memory me set in the cache? Consider the memory address below, given in binary. Circle and label each of the following thrust of the address: the offset within the line, the set number, and the tag (which will be saved in ongside the cache line). 1 1 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 1 1	How many lines does the cache contain? [How many sets does the cache contain?] [If the computer has 2 ²⁴ bytes of RAM memory in total, how many blocks of RAM memory shame set in the cache?] [Consider the memory address below, given in binary. Circle and label each of the following three controls of the address: the offset within the line, the set number, and the tag (which will be saved in the ongside the cache line). [1

Gestion 8. [14] Consider a computer which has a virtual memory system with the following characteristics. The computer has a 32-bit address space with byte addressable memory; this implies a virtual address space which is 2 bytes or 4 GB in size. The main memory (RAM memory) is 1 GB in size. Pages are 4 KB in size.

a [2] How many entries does the page table have?

[6] Suppose that the CPU generates the sequence of memory addresses shown below (written in hexadecimal) and that the page table contains the entries shown on the left. Invalid (unmapped) entries in the page table are shown as empty. Show the corresponding sequence of addresses in main memory which the virtual addresses are mapped to. If any address cannot be mapped, show your answer as the words 'page fault'.



c) [6] Suppose that a program is running and incurs a page fault. All frames in the main memory are currently in use. What does the operating system have to do to allow the program to continue execution? Your answer should be written as a sequence of steps taken by the operating system.

1			

[1] Wh	at software tool n	ormally perfor	ms static link	ing?	5-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		

[2] Giv	e two advantages	of static linkin	g? over dynai	nic linking.			
[2] Giv	re two advantages	of dynamic lin	king? over st	itic linking.	1		
					A		
							3
[4] Dy	namic linking requ	ires the progra	ım to be built	with stub routin	nes instead of	the actual fu	nctions or s
	namic linking requ s. What happens v						
routine	s. What happens v	when the progr	ram first invo	kes one of these			
routine		when the progr	ram first invo	kes one of these			
routine	s. What happens v	when the progr	ram first invo	kes one of these			
routine	s. What happens v	when the progr	ram first invo	kes one of these			

iat add	ress 0x1058	and Result is at address 0x1078	er program is shown below. Label Table in the program 8. Read the code and then answer the questions written
angsid	e and below.		or read the code and then answer the questions written
1 2 3 4 5	_start:	<pre>.text ldr r0, =Result ldr r1, =0x99A0000 bl QQ</pre>	a) [2] What value does r1 contain on the first occasion that line 18 is reached??
5 6 7 8 9	QQ:	swi 0x11 stmfd sp!, {r0-r5, lr} mov r3, #0 mov r4, #0	b) [1] What value does r1 contain on the second occasion that line 18 is reached?
10 11	L1:	ldr r2, =Table cmp r1, #0 beq L3	
12 13 14 15		bgt L2 ldrb r5, [r2,r3] strb r5, [r0,r4] add r4, r4, #1	c) [1] How many times does the bal instruction at line 18 jump to label L1?
16 17 18	L2:	add r3, r3, #1 mov r1, r1, lsl #1 bal L1	d) [1] What value is stored in memory at line
?0 ?1 ?2	Table:	<pre>strb r1, [r0,r4] ldmfd sp!,{r0-r5,pc} .data .ascii</pre>	19?
?3 ?4	"abcde Result:	efghijklmnopqrstuvwxyz012 .space 33 .end	2345"
f) [4] T	he result of the	he function is an ASCII string in n	nemory at label Result. What is that string?.
g) [2] H	low is the len	gth of the ASCII string related to t	the function's input argument in r1?.
h) [1] Ex	xplain the nu	mber of bytes allocated for the Re.	sult array. Why is this the correct size?

Question 11. [10] You are given the following scenario:

- a processor has on-chip L1 cache and RAM memory accessible through the system bus;
- the execution time for a program is directly proportional to the memory access time;
- access to memory in the L1 cache takes 1 clock cycle, access to a location in the RAM memory takes 50 clock cycles;
- the hit rate for the L1 cache is 0.96;
- if a location is not found in the cache, it must first be fetched from main memory to the cache and then fetched from the cache to be executed thus the total is 1 memory access + 1 cache access or 51 cycles.
- [6] Compute the ratio of program execution time without the L1 cache to execution time with the L1 cache this ratio is usually defined as the speed-up factor resulting from the presence of the cache.

b) [4] We now add a L2 cache to the computer's motherboard. The hit rate for the L1 cache remains at 0.96. However, when there is a L1 miss, the L2 cache is checked and it has a hit rate of 0.80. Access to a location in the L2 cache takes 5 clock cycles. If the memory location is found in the L2 cache, it takes the L1 cache access time + the L2 access time. If a location is not found in either cache, it will take the L1 access time + the L2 access time + the RAM memory access time. Now compute the ratio of program execution time without any cache to the execution time with both L1 and L2 caches.