	OLD PHONE:	= \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	SER 5 FAX: 7	VICE 21-37/23
			20.77	

COURSE: (	CSC 23	30	# OF !	PAGES:_	/	D	· · · · · · · · · · · · · · · · · · ·
	760 19	na f	•			110	
DATE:		10				AZ.14	
PROFESSOR	: Miller 9	t van. En	den ADDL	. INFO:	includ	es AVSU	IERS_
			#* · · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
		1. (8 marks) Write the 8 and its hexe	-bit 2's complement re decimal equivalent:	epresentation	of each valu	e below as a binary	y number
	-		binary	hex		binary	hex
		a) 0	0000 0000	00	b) 35	00100011	23
		c) -12	1111 0 100	<u> </u>	d) -128	1000 0000	80
	•	2. (4 marks)					
		Adding two	2's complement num	bers having th	ıe same sign	with the result hav	ving a
			i is a condition know				CP . 476 )
		This can neg Is this state:	er happen when subtract true or false?	acting two 2's	s compleme	nt numbers.	V
	gur Tara						A Marin Control
		3. (10 marks) Consider th	e following program:				
			org \$8000				
·			count rmb 2				
			org \$9000 lds #\$dfff		4		en e
	44) - 13) - 13)		ldd #0 std count				
	···	1	oop jsr update	:			
			ldd count cpd #77		0 s	too lon	7
			bls loop jmp <b>\$e</b> 000				ru or fewer
•		MOJES (a) Write the	subroutine "update"	in as few as p	ossible instr	uctions so that var	pour how much lable too long
	bes not have to	L then	is incremented by one	each time up	Matan and		daa crunt (
	1 inc \$800		iddd #1		add	16#1	Hals County
	+15 +t5	1	Hd count	{	ado	a#6	
		(b) How man	-ts	1	stal rts	count Sstar	6 country
	4"	(b) How man	ny times is subroutine	"update" exec			
	ઉ - દાલા	(For supp	юч "77" и	tre "1"	. Then	"update" i	s executed twice
	Trouse lay	K # want	upoate xed	<b>y.</b> '.			s executed two u
* +	h-1	L OF X	xgd	<b>x</b>			

## 4. (16 marks)

Consider the following program:

;The sum of the first 3 elements of array arr is placed in location ;labelled "total".

```
$8000
       org
              121,144,169,75,38,205
       fcb
arr
total
       rmb
       org
              $9000
              #$dfff
       lds
       ldx
              #arr
              #3
       ldy
              sum
       jst
      std
              total
              $e000
       jmp
```

;Subroutine sum receives the number of elements to totalled in IY and ;the array address in IX. It leaves the result in ACCD.

```
#0
sum
      ldd
              #0
loop
      сру
             end
      beq 4
      addb
             0,x
      adca
      inx
      dey
      bra
             loop
end
      rts
```

(a) What is the content of accumulator A on exit from the call to subroutine "sum"?

3 marks

(b) What is the content of index register X on exit from the call to subroutine "sum"?


\$8003

(question continues on the next page)

(4.c) The above program passes its parameters, both input and output, via registers. Below it is modified so that the input parameters are passed via the stack and so that the result is passed via program memory.

In the program below, parts have been omitted, as shown by underlines. Complete the program by writing the omitted parts at the underlines. Do not modify any of the given code.

The sum of the first 3 elements of array arr is placed in location ;labelled "total".



;Subroutine sum receives the number of elements to totalled in IY and ;the array address in IX. It leaves the result in ACCD.

sum ldd #0

tsy

ldx 
$$3$$
,y

loop tst  $2$ ,y

beq end

addb  $0$ ,x

adca #0

inx

dec  $2$ ,y

or jmp loop

end  $\frac{1}{2}$  loop

end  $\frac{1}{2}$  (temp) = Sum

ldd  $0$ ,y

addd #2

std  $0$ ,y

(AccD) = ret = temp

rts

5. (10 marks)

Below you will find the same program that was the starting point one of the other questions, except that the first 2 instead of the first 3 elements of the array are added.

off for each wrong

;The sum of the first 2 elements of array arr is placed in location ;labelled "total".

\$8000 org 121,144,169,75,38,205 fcb arr rmb total org \$9000 lds #\$dfff #ап ldx ldy isr sum std total jmp \$e000 --

;Subroutine sum receives the number of elements to totalled in IY and ;the array address in IX. It leaves the result in ACCD.

sum kld #0
loop cpy #0
beq end
addb 0,x
adca #0
inx
dey
bra loop

(question continues on the next page)

## 5. (continued)

Below is an interaction with the Buffalo monitor. The program that is loaded is the one shown above. Below is a trace, which is incomplete. Please complete it.

```
BUFFALO 3.4
>load t
done
>br 9000
9000 0000 0000 0000
>g 9000
P-9000 Y-0000 X-27FF A-00 B-09 C-D0 S-0041
>t 20
                     P-9003 Y-0000 X-27FF A-00 B-09 C-98 S-DFFF
LDS
     #$DFFF
                     P-9006 Y-0000 X-8000 A-00 B-09 C-98 5-DFFF
LDX
     #$8000
                     P-900A Y-0002 X-8000 A-00 B-09 C-90 5-DFFF
     #$0002
LDY
                     P-9013 Y-0002 X-8000 A-00 B-09 C-90 5-DFFD
JSR
     $9013
                     P-9016 Y-0002 X-8000 A-00 B-00 C-94 5-DFFD
LDD
     #$0000
                     P-901A Y-0002 X-8000 A-00 B-COC-90 S-DFFD
CPY
     #$0000
                     P-901C Y-0002 X-8000 A-00 B-00C-90 5-DFFD
BEQ
     $9025
                     P-901EY-0002 X-8000 A-00 B-79C-90 S-DFFD
ADDB $00,X
                     P-4020y-0002 x-8000 A-00 B-74 C-94 S-DFFD
ADCA #$00
                     P-402 Y-0002 X-8001 A-00 B-79 C-90 S-DFFD
INX
                      <u>-4023</u>Y-0001 X-8001 A-00 B-79 C-90 S-DFFD
DEY
                     P-9016 Y-0001 X-8001 A-00 B-79 C-90 S-DFFD
BRA
     $9016
                     P-901A Y-0001 X-8001 A-00 B-79 C-90 S-DFFD
CPY
     #$0000
                     P-901C Y-0001 X-8001 A-00 B-79 C-90 S-DFFD
     $9025
BEQ
                     P-901E Y-0001 X-8001 A-00 B-09 C-91 S-DFFD
ADDB $00,X
                     P-9020 Y-0001 X-8001 A-0 B-09 C-90 S-DFFD
ADCA #$00
                     P-9021 Y-0001 X-8002 A-0 B-09 C-90 S-DFFD
INX
                     P-9023 Y-0000 X-8002 A-01 B-09 C-94 S-DFFD
DEY
                     P-9016 Y-0000 X-8002 A-O/B-09 C-94 5-DFFD
     $9016
BRA
                     P-901A Y-0000 X-8002 A-01 B-09 C-94 S-DFFD
     #$0000
CPY
                     P-9025 Y-0000 X-8002 A-01 B-09 C-94 5-DEFD
BEQ
     $9025
                     P-900D Y-0000 X-8002 A-01 B-09 C-94 5-DFF
RTS
                     P-9010 Y-0000 X-8002 A-01 B-09 C-90 S-DFFF
STD
     $8006
                     P-E000 Y-0000 X-8002 A-01 B-09 C-90 S-DFFF
JMP
     $E000
                     P-E002 Y-0000 X-8002 A-93 B-09 C-98 S-DEFF
LDAA #$93
                     P-E005 Y-0000 X-8002 A-93 B-09 C-98 S-DFFF
STAA $1039
                     P-E007 Y-0000 X-8002 A-00 B-09 C-94 S-DFFF
LDAA #$00
                     P-E00A Y-0000 X-8002 A-00 B-09 C-94 S-DFFF
STAA $1024
                     P-E00C Y-0000 X-8002 A-00 B-09 C-94 S-DFFF
LDAA #$00
                     P-E00F Y-0000 X-8002 A-00 B-09 C-94 S-DFFF
STAA $1035
                     P-E012 Y-0000 X-2600 A-00 B-09 C-90 S-DFFF
LDX
     #$2600
                     P-E014 Y-0000 X-2600 A-00 B-09 C-90 S-DFFF
STX
     $98
```

C SC 230, F01 & F02 Page 6 of 10

21 (20 marks)

**建分类的发展**。

=> some students may get 101 for the whole exam

In the program below, parts have been omitted, as shown by underlines. Complete the program by writing the omitted parts at the underlines. Do not modify any of the given code.

It may be the case that some entire lines of the program, not indicated by underlines. have been omitted. If so, add such lines, and add as few as possible.

> ;To run the program below, the BLT11 board has the left button connected to the PAO (IC3) pin. The buzzer is connected to the PA5 (OC3) pin.

The BLT11 board has the same interrupt vector jump table as the EVB ;board.

The program uses the OC3 interrupt to activate the buzzer. :Releasing the left button generates the IC3 interrupt.

The resulting behaviour is as follows: releasing the left botton causes the button to emit a 1024 Hz tone if it was silent, and to silence it if it was sounding the tone.

OC2F clear implies that time is still in the debouncing period of a ;button press.

```
50000 ;debouncing period is 50000 cycles
DEBNCE
             eau
                    1024 ;half period for 1024 Hz is 1024 cycles
HALFP
             equ
                    $1000 ;base for register indexing
REGBAS
             equ:
                           offset for TCNT register
                    $0é
TCNT
             equ.
                           :offset for TOC2 register
                    $18
TOC2
             equ
                           :offset for TOC3 register
TOC3
                    $1a
             equ
                    $20
                           offset for TCTL1 register
             equ
TCTLI
                           :offset for TCTL2 register
                    $21
TCTL2
             equ
                           offset for TMSK1 register
                    $22
TMSK1
             equ
                    $23
                           offset for TFLG1 register
TFLG1
             equ
                           select OC3I bit 5 in TMSK1
                    $20
OC3I
             equ
                    $20
                           :select OC3F bit 5 in TFLG1
OC3F
              equ
                           select OC2F bit 6 in TFLG1
                    $40
OC2F
              equ :
                           ;select IC3I bit 0 in TMSK1
                    501
             equ
                           select IC3F bit 0 in TFLG1
                    $01
              equ.
                           rising edge IC3 (bits 1, 0 in TCTL2)
                    $01
              equ
                    $10
                           toggle mode OC3 (bit 4 in TCTL1)
OC3TGL
              equ
```

(question continues on the next page)

```
C SC 230, F01 & F02
             December Examination, 1996
                                                                                     Page 7 of 10
             6. (continued)
                                        $9000
                                 org
                                                                           .7 marks
                                 sei
2 marks for each correct
                                        #$dfff
                                 lds
                                        #REGBAS
                                 ldx
                                        #IC3TGL
                                                            ;rising edge...
                                 ldaa
                                                            ;... for IC3
                                        TCTL2, ×
                                 staa
                                        #OC3TGL
                                                            ;toggle mode ...
                                 ldaa
                                                            ... for OC3
                                        TCTL1.x
                                 staa
                                 belr TMSKL, x OC3I
                                                            ;buzzer initially off
                                        TMSK1,x <u>IC3</u>I
                                                            enable IC3 interrupt
                                 bset
                                 cli
                                                            do nothing but listen to interrupts
                                 bra
                                        loop
                          loop
                          ;ISR for IC3 and left button
                          ic3 isr ldx
                                        #REGBAS
                                        #IC3F
                                                                   :clear ...
                                 Idaa
                                                                   ;... IC3F
                                       TFLG1,x
                                 staa
                                        TFLG1,x OC2F andic3
                                                                   ;exit if OC2F clear
                                 brclr
                                                                   branch if OC3 int. disabled
                                 brclr TMSK1,x OC3I sk1ic3
                                                                   :disable OC3 interrupt
                                 bclr
                                        TMSK1,x OC3I
                                        sk2ic3
                                 bra
                                                                   enable OC3 interrupt
                                        TMSK1,x OC3I
                          sklic3 bset
                                        TCNT,x
                          sk2ic3 ldd
                                 add #DEBNCE
                                                     set up for OC2F after DEBNCE cycles
                                 std TOC2,x
                                                     :clear ...
                                 Idaa #OC2F
                                 staa TFLG1,x
                                                     ;... OC2F
                          endic3 rti
                          ;ISR for OC3 and buzzer
                                        #REGBAS
                          oc3 isrldx
                                 Idaa
                                        #OC3F
                                                     :clear ...
                                        TFLG1,x
                                                     :... OC3F
                                 staa
                                 ldd
                                        TCNT,x
                                 addd
                                       # HALFA
                                 std 1003.x
```

```
Note: alternative ISR installation:

laca $7E % opcode for jmp

Staa $ 00dq


ldx #0c3_isr } or wh reg yor reg D | ldx # ic3_isr

Stx $ 00da } or wherey yor reg D | Stx $ 00E3
```

7. (10 marks)

Consider the diagram below (note it is NOT identical to the one in the text).

- (a) How many bytes of memory does the RAM chip have?  $\frac{4}{\sqrt{2}}$
- (b) What range of addresses does the RAM chip occupy? \$\frac{57000-7FFF}{2}
- (c) Modify the diagram so that the RAM chip occupies the block of memory beginning at location \$8000.



	8.	(6 marks) Indicate whether each of the following statements is true or false.					
2 marks each		A processor using memory mapped I/O requires special I/O instructions.					
		A processor which has separate data and address busses does not need an address strobe signal.					
		Multiplexed addressing is used to reduce the pin count of the processor					
	9.	(3 marks) Indicate whether each of the following statements is true or false.					
		RISC designs are so efficient that CISC designs will soon fail to exist.					
		Effective RISC design requires the processor have at least one cache. <u>true</u>					
		RISC designs are optimized as a target architecture for compilers rather than as a target architecture for assembly language programmers.					
1 Mark		(7 marks)  (a) A PowerPC processor can achieve an execution rate of more than one instruction per clock cycle. It is thus an example of a <a href="mailto:superscalar-">Superscalar-</a> design.					
		(b) State briefly one major feature that helps achieve this.					
, mark		multiple pipelines					
		(c) A typical RISC design has a five level memory hierarchy. Identify the five levels from (i) fastest to (v) slowest.					
		(i) <u>CPU registers</u> (ii) <u>level-1 carly</u>					
5 marks		(iii) <u>level -2</u> cache					
		(iv) main memory (also: DRAM)					
		(v) <u>disk</u>					

11. (2 marks)

What type of parallel processing does the acronym SIMD describe.

single instruction stream, multiple data stream

12. (4 marks)

Circle the letter identifying the correct answer for each of the following:

A set of workstations on a LAN working on the same problem is an example of a

1 mark

a) tightly coupled shared memory multiprocessor.(b) loosely coupled private memory multiprocessor.

In all multiprocessor systems,

mark

- a) the processors are identical.
- b) the processors are not necessarily identical.

In a multiprocessor system,

mark

- a) the processor to memory connections must be static.
- the processor to memory connections may be static or dynamic depending on the design.

Transputers are best used in a

1 mark

- a mesh interconnection scheme.
- b) hypercube interconnection scheme.

\*\*\*\* END OF EXAMINATION \*\*\*\*