UNIVERSITY OF VICTORIA

EXAMINATIONS FALL 2012

C SC 230 - Introduction to Computer Architecture and Assembly Language - A01 CRN# 12749 and A02 CRN# 12750

STIDENT NUMBER:	
TIME: 3 hours	
INTRUCTOR: M. Serra	

TOBE ANSWERED ON THE PAPER

TOTAL MARKS: 102

Question No.	Value	Mark	Question No.	Value	Mark
1	6		11	2	
2	6		12	4	
3 .	5	98	13	4	507
4	4 .		14	4	
5	4		15	4	
6	4		. 16	6	ä
7	6	ε,	17	8	27
8	4	a	18	8	
9	4		19	13	(6)
10	6		TOTAL	102	

INSTRUCTIONS:

- STUDENTS MUST COUNT THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE, AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE INVIGILATOR
- 2. This examination paper consists of 16 pages including this cover page.
- No aids are permitted. However, a handout describing the ARM instruction set is provided for your use.
- The marks assigned to each question are shown within square brackets. Partial marks are available for all questions.
- 5. Please be precise but brief, and use point form where appropriate.
- It is strongly recommended that you read the entire exam through from beginning to end before beginning to answer the questions.

Destion 1. [6] Fill in the table below with the appropriate information about the instructions. The comm "Bus used?" refers ONLY to the execution phase, not the fetch phase.


Instruction	Addressing Mode of Source Operand	Bus used ?	What it does (be precise)
TT r1,#1 .	register direct	none	test if rd is 0 or regative
LR r1, [r2, r3, ls1 #2]!	register direct ,	Cardyal dalar addy n	loads register
M(V r1, r2, asr #4	registive liket	Control Notice address	copies reliate rl

Question 2. [6] You have a system with Virtual memory, a DMA, a Page Table, a TLB, RAM memory, disks, and two levels of cache L1 and L2, with L1 being further subdivided into an L1 Data cache and an L1 Instruction cache.


(a) [3] The CPU wants to access some data and the data is in L2, but not in L1. Describe the series of events precisely and concisely.

e request is sent	ty II and TLB in parallel
- data ret in L1	so LI is abouted.
-	
- LZ reliver the	
3 F	
,"	

[3] Repeat, assuming the data is in RAM memory and not in the L1 or L2 caches.



Question 3. [5] (a) [4] The top portion of the Flynn taxonomy is shown below. State the *definitions* only for the four categories.



			24			
			7			
10			8		S	
2			- *			
						-
[EDONT]		71	Question 4. [4] (a	a) [3] The fi	oure shows	the struct
FRONT	BACK END		of a compiler	decompose	ed into a "F	ront End"
	ermediate code	target	and a "Back I	End" with I	ntermediate	Code
	*		generated in	A.S.		
n, what the phase	s are in the from	nt end, that	t is, when the high	n level sour	ce code is to	anslated
emediate code. In	an interview s	ituation, yo	ou should not take	e more thai	n 2 minutes	; be simila
rise and precise.		11				
nise and precise.		1		·	ų :	THE MARKET
rise and precise.		* ×			<u> </u>	127-128-00-1
nise and precise.		8 8	***************************************		<u>4</u>	
nise and precise.		% N			ğ	
nise and precise.	2	8 *	e e e e e e e e e e e e e e e e e e e		ğ	4:
nise and precise.	*	8		я	ğ ;	4
nise and precise.	*	% N	3 32 3	Я	ē	K
nise and precise.		8 **	5 37 9 0	y	ğ	40
rise and precise.	2	8	3: 3: 3 0	y	5	2.
nise and precise.	· ·	**************************************	3 3 0 0	¥	ğ	21
nise and precise.		8	2 3 3	y.	ğ	20
nise and precise.		*		y	ā	**

estion 5. [4] en discussed ac linking. L o of how dyn	Diagrams on Diagrams on amic link	nly with ing work	the elem s.	nents i	nvolve	ed are r	equired	here,	not a com	plete expla
-								Q.		
						#				
										5
	×									*
et e										
						8				3
					897					
		2		98					40	ži
				K/S						
3#8							3			
				6						
										ş
							i.			
										Sec.
									-	
					ž		* 6			
										. \ .
				240						
	×									
	3%									
						5,457				
						,				
									*	

he possible of clear and placed in the clear and place	series of events precise diagran u should attach	cupt signal is ser s which follow b n. For each step a a short label/de oposed to happe	y drawing a flo you should not finition to each	wchart or a pro t write a long de step that makes	cess chart or tailed expla it clear that	r some s nation. : you kn
The triderste	ald What is suf	oposed to happe	ar mr ute miterro	ipt process sequ	ence of step	3.
			. B			
	đ					
		3		3*		
				2		
9.						
					線	
	10	M				
		3.				
				K		
	>-	**				
	*		,			*
	34		240			
		.79				
*				ĕ		
×	e				*	
					že.	
1] After an e	exception or int	errupt has been	processed, it n	nay be the case	that normal	process
an resume v	vithin the appl	ication. Give on	e example in w	hich this is not	the case.	
					E	
	· ·					
					2	
						(e

Qestion 7. [6] The following initialization loop is included in the C code that solves a vector processing algorithm:

for
$$(i=0; i++; i<50)$$

V[i] = -85 *i;

To are in the process of converting this algorithm to ARM assembly language. In the data section, 50 vords have been reserved for the vector V and, in the code section, the address of V has been colled into R0 (as shown below). This code is in the middle of a complex routine that uses all register except R7 and R9. Using these two available registers and no more than six ARM instructions, where the initialization loop. (Six instructions is optimal, however answers with more instructions are als accepted with minimal penalty).

```
@ === Other code comes before this line
ldr RO, =V
            @RO = Address of vector V
130 87,0
                                  @ for (i=0; i++; i<50)
multi R9, R7, -85
                                       V[i] = -85 *i;
                                  @ WRITE YOUR ANSWER HERE
Pine RO
  INC R7
  cpi R750
 hr 1+ 100p
@ === Other code comes after this line
.data
.skip 200
.end
```

Question 8. [4] Fill in the right column of the table with your answers.

The range of decimal values that can be represented as unsigned 16 bit integers is (answer in decimal):	(5 _{1,2} - 1
Circa Okia analisa shahara a sista isa shahara ka shahara shah	
Given 8 binary bits, the largest positive integer that can be represented using a 2's complement representation is (answer in decimal):	28-1: 255
Given 16 binary bits, the largest negative integer that can be represented using a signed magnitude representation is:	-215
The hexadecimal value FFE corresponds to the 12-bit binary:	CHARLEST THE
The hexadecimal value FFE viewed as a 12-bit integer in a 2's complement context, corresponds to the decimal:	-2
Convert the decimal integer -23 to 8-bit binary in 2's complement	
Convert the decimal integer -23 to 3-digit hexadecimal in 2's complement	FEG.
The 2-digit hexadecimal quantity AA is even and negative (TRUE/FALSE/NEITHER)	True bill you and bugget

The 2-digit hexadecimal quantity AA is even and negative (TRUE/ FALSE/NEITHER)

5,0 +5,4 +5,4 +5,4 +5,4 = = (200)

Question 9. [4] A computer system has a RAM containing 64K bytes, each of which needs its own california address. Moreover it has 4 peripherals and they each require 2⁴ distinct addresses in order to interface properly.

(a) How many distinct addresses in total are necessary in this system? Write the total number in the centre of the expression below on the left. (Feel free to leave it as sum of powers).



total number of addresses here

(b) Place the number of addresses just computed between the appropriate powers of two in the expression on the left, by writing the correct exponent in the boxes (for example, if the result were 18, you would have 2⁴ < 18 < 2⁵ by writing the exponents 4 and 5.

(c)How many lines does an address bus for this system require, given that it must be able to carry all the needed values for the addresses?

Question 10. [6] Consider two different machines, with two different instruction sets, and with the same clock rate of 200MHz. The following measurements are recorded on the two machines running a given set of benchmark programs:

Instruction type	Instruction count (millions)	Cycles per instruction
Machine A		
Arithmetic and logic	8	1
Load and store	4	3
Branch	4	2
Others	4	3
Machine B		
Arithmetic and logic	10	1
Load and store	8	. 2
Branch	2	4
Others	4	. 3

(a) [2] Determine the effective CPI for each machine (show your calculations).

^{1.} Hz is cycles/sec, MHz = (cycles/sec) x 10⁶. 1 second = 10⁹ ns.

r x	
r x	
3.	
	No.
	¥
[2] A common measure of performance for a processor is the rate at which instruction executed, expressed as millions of instructions per second (MIPS), referred to as the M. We can express the MIPS rate in terms of the clock rate and CPI as follows: $ MIPS \text{ rate} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6} $	s are IIPS rate.
$CPI \times 10^{\circ}$ State the MIPS rate for each machine above (at least show the complete equation for t tion, even if you cannot handle the computation).	he calcula
8	
×	
Question 11. [2] While browsing at a computer store, you overhear a customer asking a substant is the fastest computer in the store that can be purchased. The employee replies: "You canding and looking at the moment at our Macintoshes. The fastest Mac here runs at a cast of 1.2 GHz. If you really want the fastest machine, you should buy our 2.4 GHz Intel Pentastead." Is the salesperson correct? What would you say to help the customer?	ou are lock spee
	ĸ

Qustion 12. [4] For a system with two levels of cache, define the following:

E_C = first-level cache access time;

 \mathbb{Z}_{C} = second-level cache access time;

If it is a second in the second in t

= first-level cache hit ratio;

= combined first/second level cache hit ratio.

Proide an equation for T, the total cache access time for a read operation.

Qustion 13. [4] When evaluating the performance of a pipeline, we calculate the possible speedup as te ratio:

$$Speedup = \frac{T_{serial}}{T_{pipeline}} = \frac{m \times N}{m + N - 1}$$

An Id processor (very similar to the Intel 8088) consists of a bus interface unit (BIU) and an executionunit (EU), which form a 2-stage pipeline. The BIU fetches instructions into a 4-byte instruction quete. The BIU also participates in address calculation, fetches operands, and writes results in memory is requested by the EU. If no such requests are outstanding and the bus is free, the BIU fills any vacancies in the instruction queue. When the EU completes execution of an instruction, it passes any results to the BIU (destined for memory or I/O) and proceeds to the next instruction.

(a) [2] Suppose the tasks performed by the BIU and the EU take about equal time. By what factor does pipelining improve the performance of this processor? Ignore any consideration of branch instructions. Show your work.

It fetches the next instruction while the EM processes
the current instruction
speed up = 2

(b) [2] Repeat the evaluation assuming that the EU takes twice as long as the BIU. Show your work.

	555		
- X			
		s *	

Sestion 14. [4] A computer has a cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20ns are required to access it. If it is in main memory but not in the cache, 60 ns are needed to load it into the cache, and then the reference is started again. If the word is main memory, 12 ms are required to fetch the word from disk, followed by 60 ns to copy it to the cache, and then the reference is started again. The cache hit ratio is 0.95 and the main memory hit cao is 0.9. What is the average time in ns required to access a referenced word on this system (show work in detail)?

Tang: 0:95 x 20ns + 0.9 x [Guartlons] + (1-0.9 x 0.9 x) [12 met Guart]

copy renewance

form with over

to suche

Question 1	15. [4] (a) [1] D	escribe briefly th	ne main funct	ion of a DMA.	it.	
				4	llall.	
		₽				
G .					©.	
			86			
						D#
					<u> </u>	
b) [1] State	e what periphe	eral interfaces are	е,	e 8		
		2				

^{1.} 1 s = 1,000 ms = 1,000,000,000 ns. Thus $1 \text{ ms} = 10^6 \text{ ns}$

eripherals through	their interfaces.	4		
			e e	
			36	
	×		72	
	6			
	2			*

Qustion 16. [6] Make comparisons between caches and virtual memory with respect to: purpose, uniof data transfer, and method of implementation:

	Cache	Virtual Memory
purpose	spec d	expand armony
unit of data transfer	· line (block	page.
method of implementation: haidware or both	hard were	hath.

Question 17. [8] Consider a memory of 64K words (= 2^{16} words), addressable by 16-bit addresses, to be viewed as 4K blocks (= 2^{12} blocks) of 16 words each (2^{12} blocks x 2^4 words = 2^{16} words). Consider also a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words. Assume that a direct mapping configuration is used for the cache organization, as shown in one part of figure 1.

[a]1] Describe precisely how and where an arbitrary 16 word block K from memory is loaded into the cache by summarizing the general strategy.

block k is loaded into aldress k modulo Hof blocks in Cache
address k = k % 128

(3) Show that you understand the strategy by giving the cache block numbers assigned to the following sequence of blocks fetched from memory – the blocks are fetched in the order as written from left to right (there might be collisions).

Memory Block #	0	1	65	200	202	128	129
Cache Block #	0		65	72	74	0	1


(c) 1] Assume now that a set associative mapping organization is used for the same cache, seen as 32 sets of 4 blocks each. Describe precisely how the mapping is configured differently from direct mapping, again looking also at the left part of figure 1.

calle set H = k 0/0 H of sety (32 in this case)

That set associative that egy the k is for some set but one
be in any block in that set

(d) [3] Repeat part (b) from above assuming set associative mapping for the same cache, seen as 32 sets of 4 blocks each. Give the cache set and block numbers assigned to the following sequence of blocks fetched from memory – the blocks are fetched in the order as written from left to right (there might be collisions).


Memory Block #	0	1	65	200	202	128	129
Cache Set #	0	11/1	(5	71	74	Č	· 1//
Cache Block #	Q	V	Q.	Ü	0	1	



Question 18. [8] Give brief definition for the following concepts related to virtual memory:

Concept/Term	Definition
Page	es continued block at Norther venory
Page fault	when a page is not found in the page table
TLB (Translation Lookaside Buffer)	checks cack for recent address bound butter;
MMU (Memory Management Unit)	manager the mading and writing from the

Qestion 19. [13] Write a procedure to sort an array of 32-bit integers using the bubble sort method. It array is called ARR1 (declared by main in .DATA) and its size is stored in ARCNT. Assume that the min routine calls an external function INIT which, given the address of the array, returns it filled who data and with its current size in R0. The main program passes the address of ARR and its size from ARCNT as parameters to the procedure BubbleSort in R1 and R0 respectively. You are supposed to write the whole program. The flowchart for the algorithm of BubbleSort is given below. It is manually first on a small example to understand well what you are supposed to be coding. In the flowchart, N denotes the number of elements in the array and A1 is the label for the array itself.



Should you think there is any problem with the algorithm and/or the flowchart, disregard for the moment and just proceed to code as shown.

do	Operand 2
Immediate value	# <immed_8></immed_8>
Logical shift left immediate	Rm, LSL # <immed_5></immed_5>
Logical shift right immediate	Rm, LSR # <immed_5></immed_5>
Arithmetic shift right immediate	Rm, ASR # <immed_5></immed_5>
Rotate right immediate	Rm, ROR # <immed_5></immed_5>
Register	Rm
Rotate right extended	Rm, RRX
Logical shift left register	Rm, LSL Rs
Logical shift right register	Rm, LSR Rs
Arithmetic shift right register	Rm, ASR Rs
Rotate right register	Rm, ROR Rs

Condition Field	Equal	Not equal	Carry Set	Carry clear	Negative	Positive or zero	Overflow	No overflow	Unsigned higher	Unsigned lower or same	Signed greater or equal	Signed less than	Signed greater than	Signed less than or equal	Always
Ŭ	E	ž	౪	ర	ž	Po	6	ž	5	วั	Sig	Sig	Sig	Sig	A
	EQ	田田	CS	2	MI	PL	VS	VC	IHI	LS	GE	LT	GT	EE	AL

-		The last														011 × 500
Нех	. 00	01	02	03	04	05	90 -	07	80	60	P0	0B	00	QD	OE.	OF
Bin	00000000	00000001	01000000	00000011	00000000	000000101	000000110	00000111	000010000	00001000	00001010	00001011	00001100	00001101	000001110	000001111
Dec	0	H	2	3	4	5	9	7	8	6	10	11	12	13	14	15

			The state of the s		
Block load	load	Stack pop	dod		
IA	Increment After	FD	Full Descending	:	
IB	Increment Before	ED	Empty Descending	rc 50	
DA.	Decrement After	FA	Full Ascending		
DB	Decrement Before	EA	Empty Ascending		
Block store	store	Stack	Stack push	Q	BIN
IA	Increment After	EA	Empty Ascending	0	0000000
IB	Increment Before	FA	Full Ascending	-	0000000
DA	Decrement After	ED	Empty Descending	7	000000
DB	Decrement Before	FD	Full Descending	3	000000

Q	BIN	H	D	BIN	Н	D	BIN	H	Q	BIN	H
0	00000000	00	4	000000100	04	8	000010000	, 80	12	00001100	00
-	00000001	01	5	000000101	05	6	00001000	60	13	00001101	OD Clo
2	00000010	07	9	000000110	90	10	00001010	OA	14	00001110	OÈ
3	00000011	03	7	00000111	07	11	00001011	0B	15.	00001111	OF

c	Ť
-	5
r	1
e	N
ε	
τ	9
7	ш
и	r
F	5
L	
7	•
٨	ú
ø	۲
'n	
4	ь,
S	
١,	
ď	
r.	3
м	ы
	L
5	
	ш
٠.	2
*	Ξ.
	?

Operation	Assembler	Action	
Move	MOV{S} Rd, <0prind2>	Rd := Oprnd2 {CPSR}	Pre-in
7	MVN{S} Rd, <0pmd2>.	Rd := NOT Oprnd2 {CPSR}	
Arithmetic	ADD{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn + Oprnd2 {CPSR}	
	ADC{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn + Oprnd2 + Carry {CPSR}	
	SUB{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn - Oprnd2 {CPSR}	
	SBC{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn + Opmd2 + Carry {CPSR}	
	RSB{S} Rd, Rn, <opmd2></opmd2>	Rd := Opmd2 - Rn {CPSR}	
	RSC{S} Rd, Rn, <opmd2></opmd2>	Rd := Oprnd2 - Rn - NOTCarry {CPSR}	
	MUL{S} Rd, Rm, Rs	Rd := Rm * Rs {CPSR}	Post-in
#2 (2)	MLA{S} Rd, Rm, Rs, Rn	Rd := Rm * Rs + Rn {CPSR}	
	CLZ Rd, Rm	Rd := # leading zero in Rm	-
Logical	AND{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn AND Oprnd2 {CPSR}	
70	EOR{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn EXOR Oprnd2 {CPSR}	85
	ORR{S} Rd, Rn, <opmd2></opmd2>	Rd := Rn OR Oprnd2 {CPSR}	
	TST Rn, <0pmd2>	Update CPSR on Rn AND Opmd2	
	TEQ Rn, <opmd2></opmd2>	Update CPSR on Rn EOR Opmd2	
	BIC{S} Rd, Rn, <0prnd2>	Rd := Rn AND NOT Opmd2 {CPSR}	a
	NOP	R0 := R0	
Compare	CMP Rd, <oprnd2></oprnd2>	Update CPSR on Rn - Opmd2	
Branch	B{cond} label	R15 := label	
ν	BL{cond} label	R14 := R15-4; R15 := label	
Swap	SWP Rd, Rm	temp := Rn; Rn := Rm; Rd := temp	
Load	LDR Rd, <a_mode2></a_mode2>	Rd := address	*
	LDM <a_mode4l> Rd{!}, <reglist></reglist></a_mode4l>	Load list of registers from [Rd]	2
Store	STR Rd, <a_mode2></a_mode2>	[address]:= Rd	
	STM <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rd]	
SWI	SWI <immed 24=""></immed>	Software Interrupt	
AUT CONTRACTOR			

il d	Addressing Mode 2 - Data Transfer	- Data Transfer
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>
¥	Zero offset	[Rn]
	Register offset	[Rn, +/-Rm](!}
3	Scaled register offset	[Rn, +/-Rm, LSL, # <immed_5>]{!}</immed_5>
	2	[Rn, +/-Rm, LSR# <immed_5>]{!}</immed_5>
ε		[Rn, +/-Rm, ASR # <immed_5>]{!}</immed_5>
	,	[Rn, +/-Rm, ROR # <immed_5>]{!}</immed_5>
		[Rn, +/-Rm, RRX]{!}
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>
	Register offset	[Rn], +/-Rm
	Zero offset	[Rn]
	Scaled register offset	[Rn], +/-Rm, LSL # <immed_5></immed_5>
		[Rn], +/-Rm, LSR # <immed_5></immed_5>
		[Rn], +/-Rm, ASR # <immed_5></immed_5>
		[Rn], +/-Rm, ROR # <immed_5></immed_5>
		[Rn], +/-Rm, RRX

	Way to toble
	ixes to tables
{cond}	See Condition Field
<oprud2></oprud2>	See Operand 2
{s}	Updates CPSR if present
<immed></immed>	Constant
<a mode2="">	See Addressing Mode 2
<a_mode4></a_mode4>	See Addressing Mode 4
<reglist></reglist>	List of registers with commas
{1}	Updates base register if present
THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TRANSPORT OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED	The same of the sa

