

Comprehensive Analysis of STM32F0-Based Frequency Measurement System

Technical Documentation Team

November 22, 2024

Contents

1	System Overview	2
1.1	Architecture Specifications	2
1.2	Core Components	2
2	Hardware Implementation	2
2.1	GPIO Configuration Details	2
2.2	Timer Configuration	3
2.2.1	TIM2 Setup Parameters	3
3	Analog Systems	3
3.1	ADC Implementation	3
3.1.1	ADC Calibration Process	3
3.1.2	ADC Sampling Process	4
3.2	DAC Implementation	4
4	Frequency Measurement System	4
4.1	Edge Detection and Timing	4
5	Mode Switching System	5
5.1	Button Debouncing and Mode Control	5
6	System Performance Analysis	6
6.1	Timing Characteristics	6
6.2	Accuracy Analysis	6
7	Interrupt Priority and Management	6
7.1	Priority Hierarchy	6

1 System Overview

1.1 Architecture Specifications

The system is built around the STM32F051x8 microcontroller, operating at 48MHz through PLL multiplication. The core architecture implements:

$$f_{SYSCLK} = f_{HSI} \times PLL_{multiplier} = 8MHz \times 6 = 48MHz \quad (1)$$

1.2 Core Components

The system comprises the following fundamental blocks:

- **Input Processing Unit (IPU)**
 - NE555 Timer interface (PA1)
 - Function Generator interface (PA2)
 - Mode Selection Button (PA0)
 - Potentiometer ADC input (PA5)
- **Output Processing Unit (OPU)**
 - DAC output channel (PA4)
 - OLED display interface
- **Processing Core**
 - Timer-based frequency measurement
 - Real-time signal processing
 - Mode switching logic

2 Hardware Implementation

2.1 GPIO Configuration Details

The GPIO configuration follows the following register-level setup:

$$MODER_{PA0} = 00_2 \text{ (Input Mode)} \quad (2)$$

$$MODER_{PA1} = 00_2 \text{ (Input Mode)} \quad (3)$$

$$MODER_{PA2} = 00_2 \text{ (Input Mode)} \quad (4)$$

$$MODER_{PA4,5} = 11_2 \text{ (Analog Mode)} \quad (5)$$

Register configuration sequence:

Algorithm 1 Detailed GPIO Configuration

```
1: RCC → AHBENR ← RCC → AHBENR ∨ RCC_AHBENR_GPIOAEN
2: GPIOA → MODER ← GPIOA → MODER ∧ ¬(GPIO_MODER_MODER0)
3: GPIOA → MODER ← GPIOA → MODER ∧ ¬(GPIO_MODER_MODER1)
4: GPIOA → MODER ← GPIOA → MODER ∧ ¬(GPIO_MODER_MODER2)
5: GPIOA → MODER ← GPIOA → MODER ∨ GPIO_MODER_MODER4
6: GPIOA → MODER ← GPIOA → MODER ∨ GPIO_MODER_MODER5
7: GPIOA → PUPDR ← GPIOA → PUPDR ∧ ¬(GPIO_PUPDR_PUPDR1 ∨
  GPIO_PUPDR_PUPDR2)
```

2.2 Timer Configuration

2.2.1 TIM2 Setup Parameters

The timer configuration implements a free-running counter with the following characteristics:

$$T_{\text{count}} = \frac{1}{f_{\text{SYSCLK}}} = \frac{1}{48\text{MHz}} = 20.83\text{ns} \quad (6)$$

$$\text{Maximum Period} = 2^{32} \times T_{\text{count}} = 89.48\text{s} \quad (7)$$

Timer register configuration:

Algorithm 2 TIM2 Initialization Sequence

```
1: RCC → APB1ENR ← RCC → APB1ENR ∨ RCC_APB1ENR_TIM2EN
2: TIM2 → CR1 ← 0x008C          ▷ Auto-reload, up-count, overflow stop
3: TIM2 → PSC ← 0                ▷ No prescaling
4: TIM2 → ARR ← 0xFFFFFFFF        ▷ Maximum period
5: TIM2 → EGR ← 0x0001           ▷ Update generation
6: NVIC_SetPriority(TIM2_IRQn, 0) ▷ Highest priority
```

3 Analog Systems

3.1 ADC Implementation

3.1.1 ADC Calibration Process

The ADC calibration sequence ensures accurate voltage measurements:

$$\text{ADC}_{\text{error}} = \text{ADC}_{\text{measured}} - \text{ADC}_{\text{actual}} \quad (8)$$

Calibration algorithm:

Algorithm 3 ADC Calibration Sequence

```
1: ADC1 → CR ← ADC_CR_ADCAL
2: while ADC1 → CR = ADC_CR_ADCAL do
3:   Wait for calibration completion
4: end while
5: ADC1 → SMPR ← 0x7 ▷ Maximum sampling time
6: ADC1 → CHSELR ← ADC_CHSELR_CHSEL5
```

3.1.2 ADC Sampling Process

The ADC sampling follows:

$$V_{\text{measured}} = \frac{\text{ADC}_{\text{value}}}{4095} \times V_{\text{ref}} \quad (9)$$

$$R_{\text{measured}} = \frac{\text{ADC}_{\text{value}}}{4095} \times 5000\Omega \quad (10)$$

3.2 DAC Implementation

The DAC output voltage is calculated as:

$$V_{\text{out}} = \frac{\text{DAC}_{\text{value}}}{4095} \times V_{\text{ref}} \quad (11)$$

DAC initialization sequence:

Algorithm 4 DAC Initialization

```
1: RCC → APB1ENR ← RCC → APB1ENR ∨ RCC_APB1ENR_DACEN
2: DAC → CR ← DAC → CR ∧ ¬(0x7)
3: DAC → CR ← DAC → CR ∨ DAC_CR_EN1
```

4 Frequency Measurement System

4.1 Edge Detection and Timing

The frequency measurement process follows:

$$f_{\text{measured}} = \frac{f_{\text{SYSCLK}}}{\text{TIM2_CNT}} \quad (12)$$

$$T_{\text{measured}} = \frac{\text{TIM2_CNT}}{f_{\text{SYSCLK}}} \quad (13)$$

Edge detection algorithm:

Algorithm 5 Frequency Measurement Process

```
1: if (EXTI → PR ∧ register_mask) ≠ 0 then
2:   if (TIM2 → CR1 ∧ TIM_CR1_CEN) = 0 then
3:     TIM2 → CNT ← 0
4:     TIM2 → CR1 ← TIM2 → CR1 ∨ TIM_CR1_CEN
5:   else
6:     TIM2 → CR1 ← TIM2 → CR1 ∧ ¬(TIM_CR1_CEN)
7:     count ← TIM2 → CNT
8:     period ←  $\frac{\text{count}}{\text{SystemCoreClock}}$ 
9:     frequency ←  $\frac{1}{\text{period}}$ 
10:  end if
11:  EXTI → PR ← register_mask
12: end if
```

5 Mode Switching System

5.1 Button Debouncing and Mode Control

The mode switching implements the following state machine:

$$\text{State}_{\text{next}} = \begin{cases} \text{NE555}, & \text{if } \text{State}_{\text{current}} = \text{FGen} \wedge \text{Button} = 1 \\ \text{FGen}, & \text{if } \text{State}_{\text{current}} = \text{NE555} \wedge \text{Button} = 1 \\ \text{State}_{\text{current}}, & \text{otherwise} \end{cases} \quad (14)$$

Mode switching algorithm:

Algorithm 6 Mode Switching Process

```
1: if (EXTI → PR ∧ EXTI_PR_PR0) ≠ 0 then
2:   if (GPIOA → IDR ∧ GPIO_IDR_0) ≠ 0 then
3:     while (GPIOA → IDR ∧ GPIO_IDR_0) ≠ 0 do
4:       Wait for button release
5:     end while
6:     funcGen_mode ← ¬funcGen_mode
7:     if ¬funcGen_mode then
8:       EXTI → IMR ← EXTI → IMR ∧ ¬(EXTI_IMR_IM2)
9:       EXTI → IMR ← EXTI → IMR ∨ EXTI_IMR_IM1
10:    else
11:      EXTI → IMR ← EXTI → IMR ∧ ¬(EXTI_IMR_IM1)
12:      EXTI → IMR ← EXTI → IMR ∨ EXTI_IMR_IM2
13:    end if
14:  end if
15:  EXTI → PR ← EXTI_PR_PR0
16: end if
```

6 System Performance Analysis

6.1 Timing Characteristics

The system timing characteristics are defined by:

$$T_{\text{measurement}} = \frac{1}{f_{\text{input}}} \quad (15)$$

$$\text{Resolution} = \frac{1}{f_{\text{SYSCLK}}} = 20.83\text{ns} \quad (16)$$

$$f_{\text{max}} = \frac{f_{\text{SYSCLK}}}{2} = 24\text{MHz} \quad (17)$$

6.2 Accuracy Analysis

The measurement accuracy is affected by several factors:

$$\text{Error}_{\text{total}} = \sqrt{\text{Error}_{\text{quantization}}^2 + \text{Error}_{\text{clock}}^2 + \text{Error}_{\text{trigger}}^2} \quad (18)$$

Where:

$$\text{Error}_{\text{quantization}} = \pm \frac{1}{2} \times \frac{1}{f_{\text{SYSCLK}}} \quad (19)$$

$$\text{Error}_{\text{clock}} = \pm \text{PPM}_{\text{clock}} \times T_{\text{measurement}} \quad (20)$$

7 Interrupt Priority and Management

7.1 Priority Hierarchy

The interrupt priority system follows:

$$\text{Priority}_{\text{effective}} = \begin{cases} 0, & \text{for TIM2_IRQn} \\ 0, & \text{for EXTI0_1_IRQn} \\ 1, & \text{for EXTI2_3_IRQn} \end{cases} \quad (21)$$