Comprehensive Analysis of STM32F0-Based Frequency Measurement System

Technical Documentation Team

November 22, 2024

Contents

1	System Overview	2
	1.1 Architecture Specifications	2
	1.2 Core Components	
2	Hardware Implementation	2
	2.1 GPIO Configuration Details	2
	2.2 Timer Configuration	3
	2.2.1 TIM2 Setup Parameters	
3	Analog Systems	3
	3.1 ADC Implementation	3
	3.1.1 ADC Calibration Process	
	3.1.2 ADC Sampling Process	
	3.2 DAC Implementation	4
4	<i>1j</i>	4
	4.1 Edge Detection and Timing	4
5		5
	5.1 Button Debouncing and Mode Control	5
6	System Performance Analysis	6
	6.1 Timing Characteristics	6
	6.2 Accuracy Analysis	6
7	Interrupt Priority and Management	6
	7.1 Priority Hierarchy	6

1 System Overview

1.1 Architecture Specifications

The system is built around the STM32F051x8 microcontroller, operating at 48MHz through PLL multiplication. The core architecture implements:

$$f_{SYSCLK} = f_{HSI} \times PLL_{multiplier} = 8MHz \times 6 = 48MHz$$
 (1)

1.2 Core Components

The system comprises the following fundamental blocks:

- Input Processing Unit (IPU)
 - NE555 Timer interface (PA1)
 - Function Generator interface (PA2)
 - Mode Selection Button (PA0)
 - Potentiometer ADC input (PA5)
- Output Processing Unit (OPU)
 - DAC output channel (PA4)
 - OLED display interface
- Processing Core
 - Timer-based frequency measurement
 - Real-time signal processing
 - Mode switching logic

2 Hardware Implementation

2.1 GPIO Configuration Details

The GPIO configuration follows the following register-level setup:

$$MODER_{PA0} = 00_2 \text{ (Input Mode)}$$
 (2)

$$MODER_{PA1} = 00_2 \text{ (Input Mode)}$$
 (3)

$$MODER_{PA2} = 00_2 \text{ (Input Mode)}$$
 (4)

$$MODER_{PA4,5} = 11_2 \text{ (Analog Mode)}$$
 (5)

Register configuration sequence:

Algorithm 1 Detailed GPIO Configuration

- 1: $RCC \rightarrow AHBENR \leftarrow RCC \rightarrow AHBENR \lor RCC_AHBENR_GPIOAEN$
- 2: GPIOA \rightarrow MODER \leftarrow GPIOA \rightarrow MODER $\land \neg$ (GPIO_MODER_MODER0)
- 3: $GPIOA \rightarrow MODER \leftarrow GPIOA \rightarrow MODER \land \neg (GPIO_MODER_MODER1)$
- 4: GPIOA \rightarrow MODER \leftarrow GPIOA \rightarrow MODER $\land \neg$ (GPIO_MODER_MODER2)
- 5: GPIOA \rightarrow MODER \leftarrow GPIOA \rightarrow MODER \lor GPIO_MODER_MODER4
- 6: GPIOA \rightarrow MODER \leftarrow GPIOA \rightarrow MODER \lor GPIO_MODER_MODER5
- 7: GPIOA \rightarrow PUPDR \leftarrow GPIOA \rightarrow PUPDR $\land \neg$ (GPIO_PUPDR_PUPDR1 \lor GPIO_PUPDR_PUPDR2)

2.2 Timer Configuration

2.2.1 TIM2 Setup Parameters

The timer configuration implements a free-running counter with the following characteristics:

$$T_{\text{count}} = \frac{1}{f_{\text{SYSCLK}}} = \frac{1}{48\text{MHz}} = 20.83\text{ns}$$
 (6)

Maximum Period =
$$2^{32} \times T_{\text{count}} = 89.48s$$
 (7)

Timer register configuration:

Algorithm 2 TIM2 Initialization Sequence

- 1: $RCC \rightarrow APB1ENR \leftarrow RCC \rightarrow APB1ENR \lor RCC_APB1ENR_TIM2EN$
- 2: TIM2 \rightarrow CR1 \leftarrow 0x008C
- ▶ Auto-reload, up-count, overflow stop
- 3: $TIM2 \rightarrow PSC \leftarrow 0$

▷ No prescaling

4: $TIM2 \rightarrow ARR \leftarrow 0xFFFFFFFF$

▶ Maximum period

5: TIM2 \rightarrow EGR \leftarrow 0x0001

 $\, \triangleright \, \operatorname{Update \, generation} \,$

6: NVIC_SetPriority(TIM2_IRQn, 0)

▶ Highest priority

3 Analog Systems

3.1 ADC Implementation

3.1.1 ADC Calibration Process

The ADC calibration sequence ensures accurate voltage measurements:

$$ADC_{error} = ADC_{measured} - ADC_{actual}$$
 (8)

Calibration algorithm:

Algorithm 3 ADC Calibration Sequence

- 1: $ADC1 \rightarrow CR \leftarrow ADC_CR_ADCAL$
- 2: while ADC1 \rightarrow CR = ADC_CR_ADCAL do
- 3: Wait for calibration completion
- 4: end while
- 5: ADC1 \rightarrow SMPR \leftarrow 0x7

▶ Maximum sampling time

6: ADC1 \rightarrow CHSELR \leftarrow ADC_CHSELR_CHSEL5

3.1.2 ADC Sampling Process

The ADC sampling follows:

$$V_{\text{measured}} = \frac{\text{ADC}_{\text{value}}}{4095} \times V_{\text{ref}}$$
 (9)

$$R_{\rm measured} = \frac{{
m ADC_{value}}}{4095} \times 5000\Omega$$
 (10)

3.2 DAC Implementation

The DAC output voltage is calculated as:

$$V_{\rm out} = \frac{\rm DAC_{\rm value}}{4095} \times V_{\rm ref} \tag{11}$$

DAC initialization sequence:

Algorithm 4 DAC Initialization

- 1: $RCC \rightarrow APB1ENR \leftarrow RCC \rightarrow APB1ENR \lor RCC_APB1ENR_DACEN$
- 2: DAC \rightarrow CR \leftarrow DAC \rightarrow CR $\land \neg (0x7)$
- 3: $DAC \rightarrow CR \leftarrow DAC \rightarrow CR \lor DAC_CR_EN1$

4 Frequency Measurement System

4.1 Edge Detection and Timing

The frequency measurement process follows:

$$f_{\text{measured}} = \frac{f_{\text{SYSCLK}}}{\text{TIM2-CNT}} \tag{12}$$

$$T_{\text{measured}} = \frac{\text{TIM2_CNT}}{f_{\text{SYSCLK}}} \tag{13}$$

Edge detection algorithm:

Algorithm 5 Frequency Measurement Process

```
1: if (EXTI \rightarrow PR \land register\_mask) \neq 0 then
             if (TIM2 \rightarrow CR1 \land TIM\_CR1\_CEN) = 0 then
 2:
 3:
                   TIM2 \rightarrow CNT \leftarrow 0
                   \mathrm{TIM2} \rightarrow \mathrm{CR1} \leftarrow \mathrm{TIM2} \rightarrow \mathrm{CR1} \vee \mathrm{TIM\_CR1\_CEN}
 4:
             else
 5:
 6:
                   TIM2 \rightarrow CR1 \leftarrow TIM2 \rightarrow CR1 \land \neg (TIM\_CR1\_CEN)
 7:
                   count \leftarrow TIM2 \rightarrow CNT
                   \begin{aligned} \text{period} \leftarrow \frac{\text{count}}{\text{SystemCoreClock}} \\ \text{frequency} \leftarrow \frac{1}{\text{period}} \end{aligned}
 8:
 9:
             end if
10:
             EXTI \rightarrow PR \leftarrow register\_mask
11:
12: end if
```

5 Mode Switching System

5.1 Button Debouncing and Mode Control

The mode switching implements the following state machine:

$$State_{next} = \begin{cases} NE555, & \text{if } State_{current} = FGen \land Button = 1 \\ FGen, & \text{if } State_{current} = NE555 \land Button = 1 \\ State_{current}, & \text{otherwise} \end{cases}$$
(14)

Mode switching algorithm:

Algorithm 6 Mode Switching Process

```
1: if (EXTI \rightarrow PR \land EXTI\_PR\_PR0) \neq 0 then
          if (GPIOA \rightarrow IDR \land GPIO\_IDR\_0) \neq 0 then
 2:
 3:
              while (GPIOA \rightarrow IDR \land GPIO_IDR_0) \neq 0 do
 4:
                    Wait for button release
              end while
 5:
              funcGen\_mode \leftarrow \neg funcGen\_mode
 6:
              if ¬funcGen_mode then
 7:
                   EXTI \rightarrow IMR \leftarrow EXTI \rightarrow IMR \land \neg(EXTI\_IMR\_IM2)
 8:
                   \mathrm{EXTI} \to \mathrm{IMR} \leftarrow \mathrm{EXTI} \to \mathrm{IMR} \vee \mathrm{EXTI\_IMR\_IM1}
 9:
              else
10:
                   EXTI \rightarrow IMR \leftarrow EXTI \rightarrow IMR \land \neg (EXTI\_IMR\_IM1)
11:
                   \text{EXTI} \rightarrow \text{IMR} \leftarrow \text{EXTI} \rightarrow \text{IMR} \vee \text{EXTI\_IMR\_IM2}
12:
              end if
13:
14:
          end if
         EXTI \rightarrow PR \leftarrow EXTI\_PR\_PR0
15:
16: end if
```

6 System Performance Analysis

6.1 Timing Characteristics

The system timing characteristics are defined by:

$$T_{\text{measurement}} = \frac{1}{f_{\text{input}}}$$
 (15)

Resolution =
$$\frac{1}{f_{\text{SYSCLK}}} = 20.83 \text{ns}$$
 (16)

$$f_{\text{max}} = \frac{f_{\text{SYSCLK}}}{2} = 24 \text{MHz} \tag{17}$$

6.2 Accuracy Analysis

The measurement accuracy is affected by several factors:

$$Error_{total}^{2} = \sqrt{Error_{quantization}^{2} + Error_{clock}^{2} + Error_{trigger}^{2}}$$
 (18)

Where:

$$Error_{\text{quantization}} = \pm \frac{1}{2} \times \frac{1}{f_{\text{SYSCLK}}}$$
 (19)

$$Error_{clock} = \pm PPM_{clock} \times T_{measurement}$$
 (20)

7 Interrupt Priority and Management

7.1 Priority Hierarchy

The interrupt priority system follows: