## UNIVERSITY OF VICTORIA MIDTERM EXAM

Course Name & No.:	ECE 355 Microprocessor-Based Systems	
CRN/Section(s):	10969/A01	
Instructor:	D.N.Rakhmatov	
Date/Time:	28 October 2020, 10:30 – 11:20 am (ONLINE)	

<u>Marking Scheme</u>: This exam has **THREE** questions worth the total of **30** points. Allocation of points per question is indicated at the beginning of each question.

<u>Materials Allowed</u>: Lecture notes, homework assignments, textbooks, calculators (standalone, nonprogrammable).

**Academic Integrity:** Students must abide by UVic academic regulations and observe standards of 'scholarly integrity' (no plagiarism or cheating). Therefore, this online exam must be taken individually and not with a friend, classmate, or group. You are also prohibited from sharing any information about the exam with others.


**Exam Instructions:** The exam questions will be posted (as a single PDF file) on the ECE 355 Brightspace website at 10:30 am on the exam date. Please submit your answers (as a single PDF file) via the **ECE 355 Brightspace website** by **11:30 am** on the exam date. Your submission must include the following <u>HANDWRITTEN</u>, <u>DATED</u>, and <u>SIGNED</u> **affirmation**:

I, [ LEGAL NAME ( $V00$ -NUMBER ) ], affirm tha	t I have not received or
provided any aid on this exam, or accessed any	unauthorized resources,
and that all work is my own.	

ate:
•

## **GOOD LUCK!**


- 1. [15 points] The textbook's microcontroller is used in a system shown below and is responsible for two tasks: (1) incrementing either DIGIT1 (when LED1 is on) or DIGIT2 (when LED2 is on) every second, and (2) alternating between LED1 and LED2 being on, whenever the SW key is hit (i.e., pressed and then released). Write the corresponding C program, assuming that the second task is the main program, and the first task is an ISR whose address is stored at location 0x20. Also, assume that bit 6 of the processor status register (i.e., PSR[6]) is the processor's interruptenable bit, and Ports A and B are always ready to be written by the processor. Initially, LED1 is on, LED2 is off, and both DIGIT1 and DIGIT2 show 0.
- *Main Program*: Whenever **PB**<sub>4</sub> first becomes 0 and then 1 again, **LED1** and **LED2** must <u>swap</u> their states: if **LED1** is <u>on</u> and **LED2** is <u>off</u>, then **LED1** becomes <u>off</u> and **LED2** becomes <u>on</u>, and vice versa. (Note: **LED1** and **LED2** should never be both on, or both off.)
- *ISR*: The <u>100-MHz Counter/Timer</u> must be configured to generate interrupts every second. Its ISR must <u>increment</u> **DIGIT1** if **LED1** is on, or <u>increment</u> **DIGIT2** if **LED2** is on. (Note: incrementing **9** gives **0**.)




**2.** [5 points] The table below specifies a set of <u>independent pre-emptive tasks</u> to be executed by a single processor. Show the <u>task schedule</u> using the <u>Rate Monotonic</u> (**RM**) priority assignment.

Task <b>T</b> i	Period <b>P</b> i	WCET <b>C</b> i	Deadline <b>D</b> i	Initial Delay φ <sub>i</sub>
T1	20	5	20	0
T2	25	5	25	0
T3	50	10	50	0
T4	100	15	100	0

**3.** [10 points] Consider the <u>daisy-chain</u> arbitration scheme shown below. Assume that the input-to-output signal propagation delays are the same and equal to **d** for all three devices, the inverter, and the **AND** gate. Also, assume that device **x** is able to start using the bus (making /BRx = 1 and /BBSY = 0) only when it receives a **0-1** transition on its bus-grant input **BGx** and detects that the bus is not currently busy (i.e., /BBSY = 1). Also, assume that device **x** lets the bus-grant propagate through only when it is neither requesting nor using the bus. Finally, assume that any of the three devices will need to use the granted bus for only **3d** time units. Complete the <u>timing diagram</u> shown on the next page.





**END**