# I/O Examples

#### D.N.Rakhmatov

#### Adopted from:

STM32F0xx Advanced ARM-based 32-bit MCUs Reference Manual,

© 2014 STMicroelectronics.


**STM32F051xx** ARM® Cortex<sup>TM</sup>-M0 Microcontroller Data Sheet,

© 2014 STMicroelectronics.

STM32F0DISCOVERY STM32F051R8T6 Board User Manual,

© 2012 STMicroelectronics.

## STM32F0 Discovery Board




## Preview: Programing Example

#### STM32F0 Discovery board

- USER button I/O pin **PA0** (input)
  - Relevant I/O registers: GPIOA\_MODER, GPIOA\_PUPDR, GPIOA\_IDR
- Blue and green LEDs I/O pins **PC8** and **PC9** (output)
  - Relevant I/O registers: GPIOC\_MODER, GPIOC\_PUPDR, GPIOC\_OTYPER, GPIOC\_OSPEEDR, GPIOC\_ODR, GPIOC\_BSRR, GPIOC\_BRR
- Application: blinking LED (either blue, or green)
  - Pressing the USER button switches the blinking LED
    - Blinking period = 1/2 s: LED is on for 1/4 s, and then off for 1/4 s
  - TIM2 is to generate an interrupt every 1/4 s
    - Relevant timer registers: TIM2\_CR1, TIM2\_PSC, TIM2\_ARR, TIM2\_EGR, TIM2\_DIER, TIM2\_SR

## STM32F0xx Block Diagram



#### STM32F051xx Overview I

- 32-bit ARM® Cortex<sup>TM</sup>-M0 CPU core (48 MHz)
  - Thread mode (application), Handler mode (exception)
- Memory: 8K SRAM, 64K Flash, 5 DMA channels
- External communication
  - 18-Mbit/s **SPI**, 8-Mbit/s USART, 1-Mbit/s I<sup>2</sup>C interface (two of each)
- Two general-purpose analog comparators
- 55 general-purpose I/O (GPIO) pins
  - GPIO pins are mapped onto 16-bit ports
    - Some ports do not use all 16 bits
  - Each GPIO pin can also be configured to serve as an alternate function (AF) I/O supporting built-in peripherals

#### STM32F051xx Overview II

- ADC (analog-to-digital converter)
  - 12-bit resolution, 16 analog input channels
- DAC (digital-to-analog converter)
  - 12-bit resolution, 1 analog output channel
- Timers
  - 24-bit system tick (SysTick) down-counting timer STK
  - 16-bit advanced-control up/down-counting timer TIM1
  - 32-bit general-purpose up/down-counting timer TIM2
  - 16-bit general-purpose up/down-counting timer TIM3
  - 16-bit general-purpose up-counting timers TIM14-17
  - 16-bit basic up-counting timer TIM6 (driving DAC)
  - Two watchdog down-counting timers IWDG, WWDG

#### STM32F051xx Interrupts I

- Nested vectored interrupt controller (NVIC)
  - Part of Cortex-M0 to accelerate interrupt processing
  - Up to 32 interrupts (IRQ), numbered from 0 to 31
  - IRQ numbers 0-31 → Exception numbers 16-47
    - IRQ0 = Exception 16, ..., IRQ31 = Exception 47
    - Exceptions 1-15 are intended for system use
    - Exception 0 = Thread mode (application software)
  - Programmable priority level for each IRQ
    - 0 (highest priority), 64, 128, or 192 (lowest priority)
  - Fixed secondary prioritization within each priority level
    - If several pending interrupts have the same priority level, the one with the lowest exception number wins
  - Interrupt enable/disable/pending bits for each IRQ

#### STM32F051xx Interrupts II

- Cortex-M0 internal registers
  - Interrupt program status register (IPSR)
    - Bits IPSR[5:0] indicate the exception number being processed
  - Priority mask register (PRIMASK)
    - Letting PRIMASK[0] = 1 prevents activation of all exceptions with configurable priority
- NVIC memory-mapped registers
  - Interrupt set-enable register (ISER)
  - Interrupt clear-enable register (ICER)
  - Interrupt set-pending register (ISPR)
  - Interrupt clear-pending register (ICPR)
  - Interrupt priority register (IPR0, IPR1, ..., IPR7)


#### Registers ISER and ICER

- ISER bits SETENA[31:0]
  - Write
    - **SETENA[x] = 0**: no effect
    - **SETENA[x] = 1:** enable IRQ**x** interrupt
  - Read
    - SETENA[x] = 0/1: IRQx interrupt is disabled/enabled
- ICER bits CLRENA[31:0]
  - Write
    - CLRENA[x] = 0: no effect
    - CLRENA[x] = 1: disable IRQx interrupt
  - Read
    - CLRENA[x] = 0/1: IRQx interrupt is disabled/enabled

#### Registers ISPR and ICPR

- ISPR bits SETPEND[31:0]
  - Write
    - **SETPEND[x] = 0**: no effect
    - SETPEND[x] = 1: enter the interrupt pending state for IRQx
      - ✓ IRQx interrupt becomes pending (even if disabled)
  - Read
    - **SETPEND[x] = 0/1:** IRQx interrupt is not/is pending
- ICPR bits CLRPEND[31:0]
  - Write
    - CLRPEND[x] = 0: no effect
    - CLRPEND[x] = 1: exit the interrupt pending state for IRQx
      - ✓ IRQx interrupt is no longer pending.
  - Read
    - CLRPEND[x] = 0/1: IRQx interrupt is not/is pending

#### Register IPR0, IPR1, ..., IPR7




- Four 8-bit sections per IPRn register: IP[0]-IP[3]
  - 32 sections in total: PRI\_0, PRI\_1, ..., PRI\_31
  - For each IRQx, only bits PRI\_x[7:6] are in effect
    - Bits PRI\_x[5:0] are 0's (regardless of what we write to them)
    - Bits **PRI\_x[7:6]** = one of 4 priority levels: 0, 64, 128, 192

## **Exception States and Types**

#### Exception states

- Active: the exception is being handled by the processor
  - If the current exception handler is interrupted by another exception, both exceptions are in the active state
- Pending: the exception is waiting to be handled by the processor
- Active and Pending: the exception is being handled by the processor, and there is a pending exception from the same source
- Inactive: the exception is neither active, nor pending
- Exception types
  - System exceptions: Reset, SysTick, calls to OS, etc.
  - Interrupts: IRQ0, IRQ1, ..., IRQ31

#### **Vector Table**



## **Exception Processing**

#### Exception entry

- The processor enters the handler for a pending exception when
  - The processor is in the Thread mode (IPSR[5:0] = 0), or
  - The processor is the Handler mode (IPSR[5:0] ≠ 0) handling some other exception of lower priority
- Once the processor has entered the exception handler, the exception state is changed from pending to active
  - If another exception (from the same source) becomes pending, the exception state changes to active and pending

#### Exception return

 When the processor returns from the exception handler, the exception state is changed to inactive (if active) or to pending (if active and pending)

## Pending Interrupts

- IRQx interrupt becomes pending when:
  - NVIC detects an interrupt signal from the interrupt source, which sets SETPEND[x] in ISPR
    - If the IRQx interrupt state was active (i.e., the IRQx handler is already running), it changes to active and pending
  - Or: software writes SETPEND[x] = 1 to ISPR
- IRQx interrupt <u>remains pending until</u>:
  - The processor enters the IRQx handler (provided that SETENA[x] = 1 in ISER)
    - The IRQx interrupt state changes to active, which automatically clears SETPEND[x]
  - Or: software writes CLRPEND[x] = 1 to ICPR
    - The IRQx interrupt state changes to inactive (if pending) or to active (if active and pending)

#### CMSIS Support I

- What is **CMSIS**?
  - Cortex Microcontroller Software Interface Standard
    - Part of the driver library to ease software development
  - Device-independent interface for OS kernels
    - Named definitions of peripheral registers/bits, exception vectors
    - Access functions to peripheral and internal registers
- Accessing processor's PRIMASK using CMSIS:
  - void \_\_disable\_irq(void) sets PRIMASK[0]
  - void \_\_enable\_irq(void) clears PRIMASK[0]
  - uint32 t get PRIMASK(void) reads PRIMASK
  - void \_\_set\_PRIMASK(uint32\_t value) writes
    value to PRIMASK

#### **CMSIS Support II**

Accessing NVIC using CMSIS:


CMSIS interrupt control function	Description
void NVIC_EnableIRQ(IRQn_t IRQn)	Enable IRQn
void NVIC_DisableIRQ(IRQn_t IRQn)	Disable IRQn
uint32_t NVIC_GetPendingIRQ (IRQn_t IRQn)	Return true (1) if IRQn is pending
void NVIC_SetPendingIRQ (IRQn_t IRQn)	Set IRQn pending
void NVIC_ClearPendingIRQ (IRQn_t IRQn)	Clear IRQn pending status
void NVIC_SetPriority (IRQn_t IRQn, uint32_t priority)	Set priority for IRQn
uint32_t NVIC_GetPriority (IRQn_t IRQn)	Read priority of IRQn
void NVIC_SystemReset (void)	Reset the system

Note: IRQn\_t corresponds to typedef enum { ... } IRQn\_Type that we will see later.

#### External Events/Interrupts

- Extended interrupts and events controller (EXTI)
  - Up to 23 external + 9 internal event/interrupt lines
  - External event/interrupt lines
    - Configurable detection: rising/falling/either edge
    - Detection status flag (pending bit) recorded for each line
    - 16 out of 23 lines connect to selectable GPIO pins
  - Internal events/interrupts
    - Fixed detection: rising edge
    - No detection status flags recorded in EXTI
  - Interrupt generation
    - Must unmask interrupt requests
  - Event (pulse) generation
    - Must unmask event requests

## **EXTI** Block Diagram



## Some of **EXTI** Registers

- Interrupt mask register (EXTI\_IMR): bits MR[31:0]
  - MR[x] = 0/1: interrupt request from line x is/is not masked
- Pending register (EXTI\_PR): bits PR[22:0]
  - PR[x] = 0/1: triggering edge has not/has been detected on line x
  - To clear **PR**[x], software must write **1** to it
- Rising and falling trigger selection registers (EXTI\_RTSR, EXTI\_FTSR): bits TR[22:0]
  - EXTI\_RTSR TR[x] = 0/1: rising-edge trigger for line x is disabled/enabled
  - EXTI\_FTSR TR[x] = 0/1: falling-edge trigger for line x is disabled/enabled

#### **GPIO** Module

- 55 external I/O pins are mapped onto 5 ports
  - PA[15:0], PB[15:0], PC[15:0] 48 pins
  - **PF[7:4]**, **PF[1:0]** 6 pins
  - **PD[2]** 1 pin
- Selectable GPIO pins connect to EXTI lines 0-15
  - System configuration controller (SYSCFG) contains four external interrupt configuration registers
    - SYSCFG\_EXTICR1: four **EXTIx[3:0]** fields, **x = 0, 1, 2, 3**
    - SYSCFG\_EXTICR2: four EXTIx[3:0] fields, x = 4, 5, 6, 7
    - SYSCFG\_EXTICR3: four EXTIx[3:0] fields, x = 8, 9, 10, 11
    - SYSCFG\_EXTICR4: four **EXTIx[3:0]** fields, **x** = **12**, **13**, **14**, **15**
  - Each EXTIx[3:0] indicates which port's pin x becomes external event/interrupt line x

#### Example: SYSCFG\_EXTICR1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI	3[3:0]			EXTI	2[3:0]			EXTI	1[3:0]			EXTI	0[3:0]	
r <sub>W</sub>	rw rw rw rw rw					rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration bits (x = 0 to 3)

These bits are written by software to select the source input for the EXTIx external interrupt.

x000: PA[x] pin

x001: PB[x] pin

x010: PC[x] pin

x011: PD[x] pin

x100: PE[x] pin Not applicable


x101: PF[x] pin

other configurations: reserved

#### **GPIO** Clocking

- Internal AHB2 bus provides a clock signal for GPIO ports, but its use must be enabled
  - Reset and clock control (RCC) module contains AHB peripheral clock enable register (RCC\_AHBENR) that includes 5 clock-enable bits for 5 GPIO ports
    - RCC\_AHBENR[17] = 0/1: PA clock is disabled/enabled
    - RCC\_AHBENR[18] = 0/1: PB clock is disabled/enabled
    - RCC\_AHBENR[19] = 0/1: PC clock is disabled/enabled
    - RCC\_AHBENR[20] = 0/1: PD clock is disabled/enabled
    - RCC\_AHBENR[22] = 0/1: PF clock is disabled/enabled

#### I/O Port Structure



## **GPIO** Registers I

- GPIO port mode register
  - GPIOx\_MODER, x = A, B, ...F
  - 16 fields **MODERy[1:0]**, **y** = **0**, **1**, ..., **15** 
    - 00: input mode
    - 01: general purpose output mode
    - 10: alternate function (AF) mode
    - 11: analog mode
- GPIO port output speed register
  - GPIOx\_OSPEEDR, x = A, B, ...F
  - 16 fields **OSPEEDRy[1:0]**, **y** = **0**, **1**, ..., **15** 
    - **00/10**: low speed
    - 01: medium speed
    - 11: high speed

## **GPIO** Registers II

- GPIO port output type register
  - GPIOx\_TYPER, x = A, B, ...F
  - 16 bits **OTy**, **y** = **0**, **1**, ..., **15** 
    - 0: push-pull output
    - 1: open-drain output
- GPIO port pull-up/pull-down register
  - GPIOx\_PUPDR, x = A, B, ...F
  - 16 fields **PUPDRy[1:0]**, **y** = **0**, **1**, ..., **15** 
    - 00: no pull-up/pull-down
    - **01**: pull-up
    - 10: pull-down
    - **11**: (reserved)

## **GPIO** Registers III

- GPIO port input data register (read-only)
  - **GPIO**x\_**ID**R, x = A, B, ...F
  - 16 bits **IDRy**, **y** = **0**, **1**, ..., **15**
- GPIO port output data register
  - **GPIO**x\_**ODR**, x = A, B, ...F
  - 16 bits **ODRy**, **y** = **0**, **1**, ..., **15**
  - Individual ODRy bits can be set/reset atomically using special registers GPIOx\_BSRR and GPIOx\_BRR

## **GPIO** Registers IV

	_				_	_		_		_	_	_	_	_												_						
Register	31	30	67	28	22	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	9	4	8	2	_	0
GPIOx_IDR (where x = AF)	Res.	IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0															
Reset value																	Х	Х	Х	Х	Х	Х	х	Х	х	х	Х	Х	Х	х	х	Х
GPIOx_ODR (where x = AF)	Res.	ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0															
Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																															•	
Register	31	30	58	28	22	26	25	24	23	22	21	20	19	18	17	91	15	14	13	12	11	10	6	8	2	9	9	4	8	2	_	0
GPIOx_BRR (where x = AF)	Res.	<b>BR15</b>	<b>BR14</b>	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0															
Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	•																															
Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
GPIOx_BSRR (where x = AF)	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0

## **GPIO** Registers V

- GPIO port bit reset register (write-only)
  - **GPIO**x\_**BRR**, x = A, B, ...F
  - 16 bits **BRy**, **y** = **0**, **1**, ..., **15** 
    - Writing 0 to BRy has no effect on ODRy
    - Writing 1 to BRy makes ODRy = 0
- GPIO port bit set/reset register (write-only)
  - **GPIO**x\_**BSRR**, x = A, B, ...F
  - Low half [15:0]: 16 bits **BSy**, **y** = **0**, **1**, ..., **15** 
    - Writing 0 to BSy has no effect on ODRy
    - Writing 1 to BSy makes ODRy = 1
  - High half [31:16]: 16 bits **BRy**, **y** = **0**, **1**, ..., **15** 
    - Writing 0 to BRy has no effect on ODRy
    - Writing 1 to BRy makes ODRy = 0 (unless BSy = 1)

## **GPIO** Registers VI

- If MODERy[1:0] = 10 in GPIOx\_MODER, pin y of port x is configured as an alternate function I/O
  - Alternate function (AF) specifications and numbering are provided in the device datasheets
- GPIO AF low register (GPIOx\_AFRL)
  - Eight AFRy[3:0] fields, pins y = 0, 1, ..., 7
- GPIO AF high register (GPIOx\_AFRH)
  - Eight **AFRy[3:0]** fields, pins **y** = **8**, **9**, ..., **15**
- AFRy[3:0] =  $0000/0001/.../0111 \rightarrow AF 0/1/.../7$

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	_	0
GPIOx_AFRL (where x = AE)	A	\FR	7[3:0	0]	Α	FR6	6[3:0	0]	Α	FR	5[3:0	0]	Α	FR4	1[3:0	0]	Α	FR3	3[3:0	)]	Al	FR2	[3:0	)]	Α	FR1	[3:0	)]	Α	FRO	)[3:0	0]
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GPIOx_AFRH (where x = AE)	A	FR1	5[3:	0]	Al	FR1	4[3:	0]	AF	R1	3[3:	0]	AF	R1:	2[3:	0]	AF	R1	1[3:	0]	AF	R10	0[3:	0]	Α	FR9	9[3:0	)]	Α	FR8	3[3:0	0]
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Example: PB[15:0] AFs

	Pin name	AF0	AF1	AF2	AF3
$\lceil \rceil$	PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	TSC_G3_IO2
	PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TSC_G3_IO3
	PB2				TSC_G3_IO4
	PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	TSC_G5_IO1
	PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	TSC_G5_IO2
	PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA
	PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	TSC_G5_IO3
	PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	TSC_G5_IO4
	PB8	CEC	I2C1_SCL	TIM16_CH1	TSC_SYNC
	PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT
	PB10	CEC	I2C2_SCL	TIM2_CH3	TSC_SYNC
	PB11	EVENTOUT	I2C2_SDA	TIM2_CH4	TSC_G6_IO1
	PB12	SPI2_NSS	EVENTOUT	TIM1_BKIN	TSC_G6_IO2
	PB13	SPI2_SCK		TIM1_CH1N	TSC_G6_IO3
	PB14	SPI2_MISO	TIM15_CH1	TIM1_CH2N	TSC_G6_IO4
	PB15	SPI2_MOSI	TIM15_CH2	TIM1_CH3N	TIM15_CH1N

A F R L

> A F R H

#### STM32F051xx Timers

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	Yes
TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	Yes
TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No
	TIM1  TIM2  TIM3  TIM14  TIM15  TIM16, TIM17	Timer         resolution           TIM1         16-bit           TIM2         32-bit           TIM3         16-bit           TIM14         16-bit           TIM15         16-bit           TIM16, TIM17         16-bit           TIM6         16-bit	TIM1 16-bit Up, down, up/down  TIM2 32-bit Up, down, up/down  TIM3 16-bit Up, down, up/down  TIM14 16-bit Up  TIM15 16-bit Up  TIM16, TIM17 16-bit Up  TIM6 16-bit Up	TIM1 16-bit Up, down, up/down 232-bit Up, down, up/down 2405536  TIM2 32-bit Up, down, up/down 2405536  TIM3 16-bit Up, down, up/down 2405536  TIM14 16-bit Up Any integer between 1 and 65536  TIM15 16-bit Up Any integer between 1 and 65536  TIM16, TIM17 16-bit Up Any integer between 1 and 65536  TIM16, TIM17 16-bit Up Any integer between 1 and 65536  TIM16 16-bit Up Any integer between 1 and 65536  TIM16 Any integer between 1 and 65536  TIM16 16-bit Up Any integer between 1 and 65536	TIM1 16-bit Up, down, up/down 232-bit Up, down, up/down 242-bit Up, down 242-bit Up, down, up/down 242-bit Up, down, up/do	Timer         resolution         type         factor         generation         channels           TIM1         16-bit         Up, down, up/down and 65536         Any integer between 1 and 65536         Yes         4           TIM2         32-bit         Up, down, up/down and 65536         Any integer between 1 and 65536         Yes         4           TIM3         16-bit         Up, down, up/down and 65536         Any integer between 1 and 65536         Yes         4           TIM14         16-bit         Up         Any integer between 1 and 65536         No         1           TIM15         16-bit         Up         Any integer between 1 and 65536         Yes         2           TIM16, TIM17         16-bit         Up         Any integer between 1 and 65536         Yes         1           TIM6         16-bit         Up         Any integer between 1 and 65536         Yes         0

#### TIM2 Timer

- Internal APB bus provides a clock signal for TIM2, but its use must be enabled
  - Reset and clock control (RCC) module contains APB peripheral clock enable register 1 (RCC\_APB1ENR) that includes a clock-enable bit for TIM2
    - RCC\_APB1ENR[0] = 0/1: TIM2 clock is disabled/enabled
- Input clock (CK\_PSC) frequency is divided by a programmable prescaler value (ranging from 1 to 2<sup>16</sup> – 1 = 65,535) to produce timer clock CK\_CNT
- TIM2 can generate interrupts on update events (initialization, overflow/underflow), trigger events, input capture events, and output compare events

## Some of TIM2 Registers I

- TIM2 counter register (TIM2\_CNT)
  - Bits CNT[31:0]
  - Incremented/decremented every clock cycle (if enabled)
- TIM2 auto-reload register (TIM2\_ARR)
  - Bits ARR[31:0]
  - Update event → CNT[31:0] reloaded with ARR[31:0]
- TIM2 event generation register (TIM2\_EGR)
  - Bit [0]: UG (update generation)
    - **UG** = **0**: no action
    - **UG = 1:** re-initialize TIM2 and generate update of its registers
    - Set by software (write-only), cleared by hardware
  - Other bits are for trigger/capture/compare events

## Some of TIM2 Registers II

- TIM2 status register (TIM2\_SR)
  - Bit [0]: UIF (update interrupt flag)
    - UIF = 0/1: update event has not/has occurred
    - Set by hardware, cleared by software
  - Other bits are for trigger/capture/compare events
- TIM2 DMA/interrupt enable register (TIM2\_DIER)
  - Bit [0]: UIE (update interrupt enable)
    - **UIE = 0/1:** update interrupts are disabled/enabled
  - Other bits are for trigger/capture/compare interrupts
- TIM2 prescaler register (TIM2\_PSC)
  - Bits PSC[15:0]
  - CK\_CNT = CK\_PSC / (PSC[15:0] + 1)


## Some of TIM2 Registers III

- TIM2 control register 1 (TIM2\_CR1)
  - Bit [0]: CEN (counter enable)
    - CEN = 0/1: counter is disabled/enabled
  - Bit [1]: UDIS (update disable)
    - UDIS = 0/1: update event requests are enabled/disabled
  - Bit [2]: URS (update request source)
    - URS = 1: update event = counter overflow/underflow only
    - URS = 0: update event = counter overflow/underflow, or setting
       UG in TIM2\_EGR (by software), or slave-mode update
  - Bit [3]: OPM (one-pulse mode)
    - **OPM = 0:** counter does not stop at the next update event
    - OPM = 1: counter stops counting at the next update event, automatically clearing CEN

# Some of TIM2 Registers IV

- TIM2 control register 1 (TIM2\_CR1) continued
  - Bit [4]: DIR (direction)
    - **DIR** = **0/1**: counter is to be counting up/down
  - Bits [6:5]: CMS (center-aligned mode selection)
    - CMS = 00: counter counts up or down, depending on DIR (edge-aligned mode)
    - **CMS = 01/10/11:** counter counts up and down alternatively (center-aligned modes 1, 2, 3)
  - Bit [7]: ARPE (auto-reload preload enable)
    - ARPE = 0/1: TIM2\_ARR is not/is buffered
  - Bit [9:8]: CKD (clock division)
    - CKD = 00/01/10: input sampling frequency = (internal clock CK\_INT) / 2<sup>CKD</sup>
    - **CKD** = **11**: (reserved)

### Example: Upcounting




CNT[31:0] = 0x31


ARR[31:0] = 0x36

PSC[15:0] = 0x0

#### Example: Buffered Auto-Reload



### Example: Prescaler Change



## Programing Example

#### STM32F0 Discovery board

- USER button I/O pin **PA0** (input)
  - Relevant I/O registers: GPIOA\_MODER, GPIOA\_PUPDR, GPIOA\_IDR
- Blue and green LEDs I/O pins **PC8** and **PC9** (output)
  - Relevant I/O registers: GPIOC\_MODER, GPIOC\_PUPDR, GPIOC\_OTYPER, GPIOC\_OSPEEDR, GPIOC\_ODR, GPIOC\_BSRR, GPIOC\_BRR
- Application: blinking LED (either blue, or green)
  - Pressing the USER button switches the blinking LED
    - Blinking period = 1/2 s: LED is on for 1/4 s, and then off for 1/4 s
  - TIM2 is to generate an interrupt every 1/4 s
    - Relevant timer registers: TIM2\_CR1, TIM2\_PSC, TIM2\_ARR, TIM2\_EGR, TIM2\_DIER, TIM2\_SR

#### Accessing Relevant Registers I

```
Inside our C program: #include "cmsis/cmsis_device.h"
Inside cmsis_device.h: #include "stm32f0xx.h"
Inside stm32f0xx.h: #include "stm32f051x8.h"
```

Inside stm32f051x8.h (key reference file):

```
#define PERIPH_BASE 0x4000000UL same as uint32_t (32-bit positive)

#define APBPERIPH_BASE PERIPH_BASE

#define TIM2_BASE (APBPERIPH_BASE + 0x0000000UL)

#define TIM2 ((TIM_TypeDef *) TIM2_BASE)

...
```

#### Accessing Relevant Registers II

■ E.g., inside stm32f051x8.h (continued):

TIM2\_CR1 and

TIM3 CR1

Reset value

0x00

```
typedef struct {
  IO uint32 t CR1; /* ... Address offset: 0x00 */
  IO uint32 t SR; /* ... Address offset: 0x10 */
  IO uint32 t CNT; /* ... Address offset: 0x24 */
} TIM TypeDef;
■ E.g., inside our C program: TIM2->CR1 = ((uint16_t)0x008C);
                              0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0
         Offset
    Register
```

CKD [1:0]

CMS [1:0]

# Initializing GPIOA I

```
void myGPIOA Init() {
   /* Enable clock for GPIOA peripheral */
  RCC->AHBENR |= RCC AHBENR GPIOAEN;
   /* Configure PA0 as input */
   GPIOA->MODER &= ~ (GPIO MODER MODER0);
   /* Ensure no pull-up/pull-down for PAO */
   GPIOA->PUPDR &= ~ (GPIO PUPDR PUPDR0);
                 r \&= m: same as r = r \& m (bitwise AND)
                 \mathbf{r} \mid = \mathbf{m}: same as \mathbf{r} = \mathbf{r} \mid \mathbf{m} (bitwise OR)
                 \mathbf{r} \stackrel{\mathsf{h}}{=} \mathbf{m}: same as \mathbf{r} = \mathbf{r} \stackrel{\mathsf{h}}{=} \mathbf{m} (bitwise XOR)
```

m	r	r & m
0	0	0
0	1	0
1	0	0 (r)
1	1	1(r)

m	r	r   m
0	0	0(r)
0	1	1(r)
1	0	1
1	1	1

m	r	r ^ m
0	0	0(r)
0	1	1(r)
1	0	1(~r)
1	1	0 (~r)

# Initializing GPIOA II

From stm32f051x8.h:

```
U: unsigned int,
                                                same as uint32 t
#define RCC AHBENR GPIOAEN Pos (17U)
                                                (32-bit positive)
#define RCC AHBENR GPIOAEN Msk
  #define RCC AHBENR GPIOAEN RCC AHBENR GPIOAEN Msk
                                                 19
                                                     18
                                                         17
                                                             16
 31
     30
                 27
                    26
                         25
                             24
                                     22
                                         21
                                             20
         29
             28
                                 23
                                    IOPF
                                        IOPE
                                            IOPD
                                                IOPC
                                                    IOPB
                                                         IOPA
                            TSCEN
                                     ΕN
                                         ΕN
                                             ΕN
                                                 ΕN
                                                     ΕN
                                                         ΕN
                             rw
                                     rw
                                                 rw
                                                     rw
     14
         13
            12
                    10
 15
                 11
                         9
                             8
                                     6
                                         5
                                             4
                                                 3
                                                              0
```

RCC->AHBENR |= RCC\_AHBENR\_GPIOAEN;

CRC EN

rw

**FLITF** 

ΕN

rw

**SRAM** 

ΕN

rw

DMA

ΕN

rw

### Initializing GPIOA III

From stm32f051x8.h:

```
#define GPIO_MODER_MODER0_Pos (OU)

#define GPIO_MODER_MODER0_Msk
   (0x3UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */

#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk</pre>
```

 $\sim (0 \times 00000003) = 111111111...111111 = 0 0$ 

Offset	Register	31	30	29	28	22	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	3	2	1	0
0x00	GPIOx_MODER x = A	MODER15[1:0]		MODER14[1:0]	מבויון.	MODER13[1:0]	000000	MODER12[1:0]	. ]	MODER11[1:0]		MODER 10[1:0]	. 10	MODER9[1-0]	10	MODERSITION		MODER7[1-0]	-	MODERGIT-01	]	MODERSITION	0000	MODERAIT-01	)	MODEP3[1:0]	ODEINO[ I.	MODER2[1:0]	. 1-7.	MODER1[1:0]		MODEROIT-01	
	Reset value	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

GPIOA->MODER &= ~ (GPIO\_MODER\_MODER0)

# Initializing GPIOC I

```
void myGPIOC Init() {
  /* Enable clock for GPIOC peripheral */
 RCC->AHBENR |= RCC AHBENR GPIOCEN;
  /* Configure PC8, PC9 as outputs:
     assuming that Port C's MODER8 = MODER9 = 00 */
  GPIOC->MODER |= (GPIO MODER MODER8 0
                        GPIO MODER MODER9 0);
  /* Ensure no pull-up/pull-down for PC8, PC9 */
  GPIOC->PUPDR &= ~ (GPIO PUPDR PUPDR8
                        GPIO PUPDR PUPDR9);
  /* Ensure push-pull mode for PC8, PC9 */
  GPIOC->OTYPER &= ~ (GPIO OTYPER OT 8 |
                        GPIO OTYPER OT 9);
  /* Ensure high-speed mode for PC8, PC9 */
  GPIOC->OSPEEDR |= (GPIO OSPEEDER OSPEEDR8 |
                        GPIO OSPEEDER OSPEEDR9); }
```

### Initializing GPIOC II

From stm32f051x8.h:

```
#define GPIO_MODER_MODER8_Pos (16U)
#define GPIO_MODER_MODER8_0
   (0x1UL << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */
#define GPIO_MODER_MODER9_Pos (18U)
#define GPIO_MODER_MODER9_0
   (0x1UL << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */</pre>
```

 $(0 \times 00010000 \mid 0 \times 00040000) = 0000...0101...0000$ 

0	ffset	Register	31	30	29	28	22	56	25	24	23	22	21	70	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
(	)x00	GPIOx_MODER x = C	MODER15[1:0]		MODER14[1:0]	:  -  -	MODER13[1:0]	.	MODER12[1:0]		MODER11[1:0]		MODER 10[1:0]		MODER9[1:0]		MODER8[1:0]		MODER7[1:0]		MODER6[1:0]	-	MODER5[1:0]		MODERA[1-0]	בואן	MODER3[1:0]	בואן.	MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
		Reset value	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

GPIOC->MODER |= (GPIO\_MODER\_MODER8\_0 | GPIO\_MODER\_MODER9\_0)

# Initializing TIM2 I

```
void myTIM2 Init() {
  /* Enable clock for TIM2 peripheral */
 RCC->APB1ENR |= RCC APB1ENR TIM2EN;
  /* Configure TIM2:
    buffer auto-reload, count up, stop on overflow,
     enable UEV, interrupt on overflow only */
  TIM2->CR1 = ((uint16 t)0x008C);
  /* Set clock prescaler value */
  TIM2->PSC = ((uint16 t)0x0000);
  /* Set auto-reloaded delay: 1/4 s at 48 MHz*/
  TIM2->ARR = ((uint32 t)12000000);
```

# Initializing TIM2 II

```
/* Update timer registers */
TIM2->EGR = ((uint16 t)0x0001);
/* Assign TIM2 interrupt priority = 0 in NVIC */
NVIC SetPriority(TIM2 IRQn, 0);
/* Enable TIM2 interrupts in NVIC */
NVIC EnableIRQ(TIM2 IRQn);
/* Enable update interrupt generation */
TIM2->DIER |= TIM DIER UIE;
/* Start counting timer pulses */
TIM2->CR1 |= TIM CR1 CEN;
```

#### STM32F0 IRQ Numbers

From stm32f051x8.h:

```
typedef enum {
  EXTIO 1 IRQn = 5, \leftarrow IRQ5 shared by EXTI lines 0 and 1 interrupts
  EXTI2 3 IRQn = 6, \leftarrow IRQ6 shared by EXTI lines 2 and 3 interrupts
  TIM2 IRQn = 15, \leftarrow IRQ15 used for TIM2 global interrupts
  TIM3 IRQn = 16, \leftarrow IRQ16 used for TIM3 global interrupts
  SPI1 IRQn = 25, \leftarrow IRQ25 used for SPI1 global interrupts
  IRQn Type;
```

#### Main Program

```
/* Global variable indicating which LED is blinking */
volatile uint16 t blinkingLED = ((uint16 t)0x0100);
int main (int argc, char* argv[]) {
                        /* Initialize I/O port PA */
 myGPIOA Init();
 myGPIOC Init();
                        /* Initialize I/O port PC */
                      /* Initialize timer TIM2 */
 myTIM2 Init();
 while (1) {
    - See next slide...
  }
  return 0;
```

#### Inside while (1)

 $\texttt{GPIO\_IDR\_0} = 0 \times 00000001$ 

```
/* Check if button is pressed (PA0 = 1) */
if((GPIOA->IDR & GPIO IDR 0) != 0) {
  /* Wait for button to be released (PAO = 0) */
 while((GPIOA->IDR & GPIO IDR 0) != 0){}
  /* Turn off currently blinking LED */
 GPIOC->BRR = blinkingLED;
  /* Switch blinking LED */
 blinkingLED ^= ((uint16 t)0x0300);
  /* Turn on switched LED */
 GPIOC->BSRR = blinkingLED;
 trace printf("Switching the blinking LED...\n");
```

#### IRQ Handler for TIM2 TIM\_SR\_UIF = 0x00000001

```
void TIM2 IRQHandler() {
 uint16 t LEDstate;
 /* Check if update interrupt flag is indeed set */
 if ((TIM2->SR & TIM SR UIF) != 0) {
   /* Read current PC and isolate PC8 and PC9 bits */
   LEDstate = GPIOC->ODR & ((uint16 t)0x0300);
   GPIOC->BSRR = blinkingLED; /* Set PC8/PC9 */
                            /* Else (LED's on)... */
   } else {
     GPIOC->BRR = blinkingLED; /* Reset PC8/PC9 */
   TIM2->SR &= ~(TIM SR UIF); /* Clear UIF */
   TIM2->CR1 |= TIM CR1 CEN;
                         /* Restart TIM2 */
```