Fall 2024 ECE 355

## Assignment 4 <u>Due November 8, 23:59</u>

**NOTE:** Late submissions will not be accepted. Please submit a single PDF file with your answers via the **ECE 355 Brightspace** webpage.

**1.** [12 points] Consider a <u>byte-addressable</u> computer with <u>4-KB main memory</u> and <u>128-byte cache</u> having **eight blocks**, where each block consists of **four 32-bit words**. Assume that the CPU reads 32-bit words from the following sequence of <u>hexadecimal addresses</u>:

## 03C FF4 050 070 078 0F0 FF4 03C 070 078

Show the <u>cache contents</u> (e.g., **[000]** = contents stored at address **000**) at the end of this sequence (10 addresses) and calculate the corresponding  $\underline{\text{miss rate}}$  given that:

- (a) Cache is <u>direct-mapped</u>.
- (b) Cache is 2-way set-associative (2 blocks per set) with LRU replacement.
- (c) Cache is <u>4-way set-associative</u> (4 blocks per set) with LRU replacement.
- **2.** [12 points] Assume a byte-addressable computer has <u>4-KB main memory</u> and <u>64-byte cache</u> with **eight blocks**, where <u>each block</u> has **two 32-bit words**. While executing some program, the CPU reads 32-bit words from the following sequence of 10 addresses (in <u>hexadecimal</u> format):

## 098 094 250 09C 254 20C 258 208 250 090

Show the <u>cache contents</u> (e.g., **[000]** = contents stored at address **000**) at the end of this sequence and calculate the corresponding miss rate given that:

- (a) Cache is direct-mapped.
- (b) Cache is 2-way set-associative (2 blocks per set) with LRU replacement.
- (c) Cache is <u>fully-associative</u> with LRU replacement.
- **3.** [1 point] Assume a computer uses the same L1 and L2 caches for both data and instructions. The <u>L1 access time</u> is  $C_1 = 2\tau$  (L1 hit), the <u>L2 access time</u> is  $C_2 = 8\tau$  (L1 miss, L2 hit), and the <u>main memory access time</u> is  $M = 32\tau$  (L2 miss). Assume that for some given application the <u>L1 hit rate</u> is  $h_1 = 90\%$  (for both instructions and data). What is the L2 hit rate  $h_2$  (for both instructions and data) such that  $T_{ave} = 3\tau$ ?