
- 1. [15 points] The textbook's microcontroller is used in a system below and is responsible for two tasks: (1) incrementing either DIGIT1 (if LED1 is on) or DIGIT2 (if LED2 is on) every second, and (2) alternating between LED1 and LED2 being on, whenever the SW key is hit (i.e., pressed and then released). Write the corresponding C program, assuming that the first task is an ISR, whose address is stored at location 0x20, and the second task is the main program. Also, assume that bit 6 of the processor status register (i.e., PSR[6]) is the processor's interrupt-enable bit, and Ports A and B are always ready to be accessed by the processor. Initially, LED1 is on, LED2 is off, and both DIGIT1 and DIGIT2 show 0.
- Main Program: Every time the SW key is hit, i.e., pressed and then released (PA₇ must first become 0 and then 1 again), LED1 and LED2 must swap their states: if LED1 is on and LED2 is off, then LED1 becomes off and LED2 becomes on, and vice versa. (Note: LED1 and LED2 are never both on, or both off.)
- ISR: The <u>100-MHz Counter/Timer</u> must be configured to generate interrupts every second, and its ISR must <u>increment</u> **DIGIT1** if **LED1** is on, or <u>increment</u> **DIGIT2** if **LED2** is on. (Note: incrementing **9** gives **0**.)



2. [20 points] Consider a <u>byte-addressable</u> computer with <u>4-KB main memory</u> and <u>256-byte cache</u> having <u>eight blocks</u>, where each block consists of <u>eight 32-bit words</u>. Assume that the CPU reads 32-bit words from the following sequence of <u>hexadecimal addresses</u>:

088 094 100 10C 2F4 194 218 080 100 888

Show the <u>cache contents</u> (e.g., **[000]** = contents stored at address **000**) at the end of this sequence (10 addresses) and calculate the corresponding <u>miss rate</u> given that:

- (a) Cache is direct-mapped.
- (b) Cache is 2-way set-associative (2 blocks per set) with LRU replacement.
- (c) Cache is <u>4-way set-associative</u> (4 blocks per set) with LRU replacement.
- (d) Cache is fully-associative with LRU replacement.
- **3.** [15 points] Consider a C code fragment below, working on a given square matrix int x[N][N] (stored row by row, i.e., in the row-major order), where N = 512:

Determine the x-related <u>page fault rate</u> in the following <u>three cases</u>: (1) the main memory uses **1-KB** paging with <u>four pages</u> allocated for x, (2) the main memory uses **2-KB** paging with <u>two pages</u> allocated for x, and (3) the main memory uses **4-KB** paging with only <u>one</u> page allocated for x. Initially, no part of x is in the main memory.

4. [5 points] Table below specifies **three** <u>independent preemptive tasks</u> to be executed by a single processor. Show the <u>task schedule</u> based on <u>Rate Monotonic</u> (**RM**) prioritization.

Task T _i	Period P _i	WCET Ci	Deadline D _i	Initial Delay φ _i
T1	30	10	30	0
T2	40	10	40	0
Т3	60	20	60	0

5. [5 points] Consider a pipelined datapath consisting of five stages:

F - fetch the instruction from the memory,

decode the instruction and read the source register(s),

c – execute the ALU operation specified by the instruction,

execute the memory operation specified by the instruction,

W - write the result in the destination register.

Identify data hazards in the code below and insert NOP instructions where necessary:

```
ADD
      #4, RO, RO
                         // R0 = R0 + 4
      R5, R3, R1
                        // R1 = R5 - R3
ADD
      #4, R5, R5
                         // R5 = R5 + 4
      RO, R1, R2
                         // R2 = R0 + R1
      (RO), (R5)
                        // MEMORY[R5] = MEMORY[R0]
      #4, RO, RO
ADD
                        // R0 = R0 + 4
SUB
      R4, R2, R4
                        // R4 = R4 - R2
ADD
      #4, R5, R5
                         // R5 = R5 + 4
      RO, (RO)
MOV
                         // MEMORY[R0] = R0
VOM
      (R4), R3
                        // R3 = MEMORY[R4]
```

6. [10 points]

- (a) Show decimal number +33.25 in the 32-bit IEEE-754 floating-point format.
- (b) Given two 32-bit <u>IEEE-754</u> floating-point numbers **X** and **Y** below, calculate (in the binary format) **Z** = **X-Y**, and then convert **Z** to the <u>decimal format</u>:

7. [5 points] Suppose some FSM has 3 inputs, internal Ready, external bus-grant Grant, and external bus-free Free signals, as well as 2 outputs, bus-request Req and bus-lock Lock signals. Show its Moore-type state diagram, assuming that the FSM implements the following bus protocol: (1) initially, the FSM outputs Req = 0 and Lock = 0 and waits for both Ready and Free to be asserted; (2) After receiving Ready = 1 and Free = 1, the FSM outputs Req = 1 and Lock = 0 and waits for Grant to be asserted; (3) After receiving Grant = 1, provided that both Ready and Free still equal 1, the FSM outputs Req = 0 and Lock = 1 and waits for Ready to become 0; once Ready = 0, the FSM returns to step (1). If Ready = 0 or Free = 0 when Grant = 1 is received, the FSM returns to step (1). The FSM ignores the Grant input in steps (1) and (3), and it ignores the Free input in step (3).