### UNIVERISTY OF VICTORIA


### **CENG 355 MICROPROCESSOR-BASED SYSTEMS**

# MIDTERM EXAMINATION 27 OCTOBER 2014

NAME:	STUDENT NO			
INSTRUCTOR: D.N.RAKHMATOV	DURATION: 80 MINUTES			
TO BE ANSWERED IN THE BOOKLET.				
STUDENTS MUST COUNT THE NUMBER OF PAGES IN TI	HIS EXAMINATION PAPER,			
AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE	INVIGILATOR.			
THIS EXAMINATION PAPER HAS <u>3</u> PAGES AND <u>3</u> QU	JESTIONS.			
In taking this examination, you agree that all work reco	orded herein is your own. A			
student caught in the act of cheating will be given a grade of $\mathbf{F}$ on this examination.				
Show your work.				
Read the questions carefully. If something appears am	biguous, write down your			
assumptions.				
You are allowed to use books, notes, and/or calculators	during this examination.			

### **GOOD LUCK!**

- 1. [15 points] The textbook's microcontroller is used in a system shown below and is responsible for 2 tasks: (1) flipping the LED on/off state every time the SW key has been hit, and (2) incrementing the displayed digit every second, i.e., displaying the numerical sequence 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, .... Write the corresponding C program, assuming that the first task is the main program, and the second task is an ISR, whose address is stored at memory location 0x20. Also, assume that bit 6 of the processor status register (PSR[6]) is the processor's interrupt-enable bit, and Port A is always ready to receive data from the processor. Initially, the 7-segment display shows digit 0, and the LED is off.
- Main Program: Every time the **SW** key is hit, i.e., <u>pressed and then released</u> (bit **PB**<sub>0</sub> must first become 0 and then 1 again), the LED state must be flipped: if the LED is <u>on</u>, it must be turned <u>off</u>, and vice versa.
- *ISR*: The 100-MHz <u>Counter/Timer</u> must be configured to generate interrupts every second, and its ISR must <u>increment</u> the displayed digit. Incrementing **9** gives **0**.



**2.** [10 points] Table below specifies a set of **4** independent pre-emptive tasks to be executed by a single processor. Show the <u>task schedule</u> using <u>Rate Monotomic</u> (**RM**) priority assignment. **Note:** If needed, break any prioritization ties as you wish.

Task T <sub>i</sub>	P <sub>i</sub>	Ci	Di	φ <sub>i</sub>
T1	30	5	20	0
T2	30	5	30	0
Т3	45	15	40	0
T4	90	15	90	0

**3.** [15 points] Assume a byte-addressable computer has <u>4-KB main memory</u> and <u>128-byte cache</u> with **four blocks**, where <u>each block</u> has **eight 32-bit words**. While executing some program, the CPU reads 32-bit words from the following sequence of 10 addresses (in <u>hexadecimal</u> format):


088 090 250 09C 240 200 220 210 230 080

Show the <u>cache contents</u> (e.g., **[000]** = contents stored at address **000**) at the end of this sequence and calculate the corresponding <u>miss rate</u> given that:

- (a) Cache is direct-mapped.
- (b) Cache is 2-way set-associative (2 blocks per set) with LRU replacement.
- (c) Cache is <u>fully-associative</u> with LRU replacement.

**END** 

## **Counter/Timer Registers**



### **Parallel Port Registers**

