UNIVERISTY OF VICTORIA


CENG 355 MICROPROCESSOR-BASED SYSTEMS

MIDTERM EXAMINATION 27 OCTOBER 2017

NAME:			STUDENT NO			
INSTRUCTOR:	D.N.RAK	(HMATOV		DURATION:_	80 MINUTES	
TO BE ANSWERED	IN THE BO	OKLET.				
STUDENTS MUST AND REPORT ANY						
THIS EXAMINATIO)n paper H	AS <u>4</u> _PAGES AN	ID <u>3</u> QUE	ESTIONS.		
In taking this exar student caught in	-	_				
Show your work	·.					
Read the question assumptions.	s carefully.	If something app	pears amb	iguous, write	down your	
You are allowed to	use books	, notes, and/or ar	ny other p	rinted materia	als during this	

GOOD LUCK!

- 1. [15 points] The textbook's microcontroller, used in a system below, is responsible for two tasks: (1) incrementing either DIGIT1 (if LED1 is on) or DIGIT2 (if LED2 is on) every second, and (2) alternating between LED1 and LED2 being on, whenever SW is hit (i.e., pressed and then released). Write the corresponding C program, assuming that the first task is an ISR, whose address is stored at location 0x20, and the second task is the main program. Also, assume that bit 6 of the processor status register (i.e., PSR[6]) is the processor's interrupt-enable bit, and Ports A and B are always ready to be accessed by the processor. Initially, LED1 is on, LED2 is off, and both DIGIT1 and DIGIT2 show 0.
- *Main Program*: Every time the **SW** key is hit, i.e., <u>pressed and then released</u> (**PA₇** must first become 0 and then 1 again), **LED1** and **LED2** must <u>swap</u> their states: if **LED1** is <u>on</u> and **LED2** is <u>off</u>, then **LED1** becomes <u>off</u> and **LED2** becomes <u>on</u>, and vice versa. (Note: **LED1** and **LED2** are never both on, or both off.)
- *ISR*: The <u>100-MHz Counter/Timer</u> must be configured to generate interrupts every second, and its ISR must <u>increment</u> **DIGIT1** if **LED1** is on, or <u>increment</u> **DIGIT2** if **LED2** is on. (Note: incrementing **9** gives **0**.)





- **2.** [15 points] Table below specifies a set of **4** independent pre-emptive tasks to be executed by a single processor. Show the task schedules based on:
- (a) Rate Monotonic (RM) priority assignment;
- (b) *Earliest Deadline First* (**EDF**) priority assignment.

If needed, break any prioritization ties as you wish.

Task T i	Period P i	WCET C _i	Deadline D _i	Initial Delay φ _i
T1	30	5	20	0
T2	30	5	30	0
T3	45	15	25	0
T4	90	15	80	0

3. [10 points] Consider the <u>daisy-chain</u> arbitration scheme shown below. Assume that the input-to-output signal propagation delays are the same and equal to **d** for all three devices, the inverter, and the **AND** gate. Also, assume that device **x** is able to start using the bus (making /BRx = 1 and /BBSY = 0) only when it receives a **0-1** transition on its bus-grant input **BGx** and detects that the bus is not currently busy (i.e., /BBSY = 1). Also, assume that device **x** lets the bus-grant propagate through only when it is neither requesting nor using the bus. Finally, assume that any of the three devices will need to use the granted bus for only **3d** time units. Complete the <u>timing diagram</u> shown on the next page, where <u>Device 2</u> and <u>Device 3</u> request the bus at the same time **t** = **0**.






NOTE: If answering <u>Question 3</u> here, please write down your name below and insert this page in your Booklet.

NAME:			
INAML.			

END

Counter/Timer Registers



Parallel Port Registers

