

Assignment 1


Due September 29, 14:59

NOTE: Late submissions will **NOT** be accepted. Please put your solutions in the CENG 355 **drop-box** (ELW, second floor) – they will be collected at **15:00**.

1. [10 points] The textbook's microcontroller is used in a system shown below and is responsible for 2 tasks: (1) periodically turning the LED on for one second and then off for one second, and (2) incrementing or decrementing the displayed digit when **INC** or **DEC** has been pressed. Write the corresponding C program, assuming that the **first task** is the main program, and the **second task** is an ISR, whose address is stored at memory location **0x20**. Also, assume that bit **6** of the processor status register (**PSR[6]**) is the processor's interrupt-enable bit, and **Port B** is always ready to receive data from the processor. Initially, the 7-segment display shows digit **0**, and the LED is off.

- **Main Program:** Every second the LED state must be flipped: if the LED is on, the program must turn it off, and vice versa. You must use the 100-MHz Counter/Timer to measure one-second delays.


- **ISR:** **Port B** must be configured to generate interrupts when **PB_{IN}** is updated. If **INC** has been pressed, the displayed digit must be incremented; if **DEC** has been pressed, the displayed digit must be decremented. Incrementing **9** gives **0**, and decrementing **0** gives **9**.



2. [10 points] The textbook's microcontroller is used in a system shown below and is responsible for two tasks: (1) decrementing the displayed digit every second, and (2) alternating between **LED1** and **LED2** being on, whenever the **SW** key has been hit (i.e., pressed and then released). Write the corresponding C program, assuming that the **first task** is an ISR, whose address is stored at memory location **0x20**, and the **second task** is the main program. Also, assume that bit **6** of the processor status register (i.e., **PSR[6]**) is the processor's interrupt-enable bit, and **Ports A** and **B** are always ready to be accessed by the processor. Initially, **LED1** is on, **LED2** is off, and the 7-segment display shows digit **0**.

- **Main Program**: Every time the **SW** key is hit, i.e., pressed and then released (**PA₇** must first become 0 and then 1 again), **LED1** and **LED2** must swap their states: if **LED1** is on and **LED2** is off, then **LED1** becomes off and **LED2** becomes on, or if **LED1** is off and **LED2** is on, then **LED1** becomes on and **LED2** becomes off. **Note**: **LED1** and **LED2** are never both on, or both off.

- **ISR**: The 100-MHz Counter/Timer must be configured to generate interrupts every second, and its ISR must decrement the displayed digit (decrementing **0** gives **9**).



3. [5 points] Assume that some I/O device has the maximum data transfer rate of **R_{I/O} = 4 MB/s**. During DMA, the data is transferred in blocks of **d_{I/O-DMA} = 4 KB** at a time. To initiate a DMA transfer, the CPU takes **N_{DMA-start} = 1,600** clock cycles; to complete it, the CPU takes **N_{DMA-end} = 800** clock cycles. If polling is used, the data is transferred in blocks of **d_{I/O} = 32 B** at a time, when the device is ready. To perform a poll, the CPU takes either **N_{poll-ready} = 800** clock cycles (when the device is ready), or **N_{poll-not-ready} = 400** clock cycles (when the device is not ready). At what activity percentage of the I/O device does the DMA cost become **400 times** cheaper than the polling cost?