## **UNDERGRADUATE RECORDS**



# UNIVERSITY OF VICTORIA FINAL EXAM

## December 2012

Course Name & No.:	CENG 355 Microprocessor-Based Systems			
Section(s):	A01/A02			
CRN:	10486/10487			
Instructor:	D.N.Rakhmatov			
Duration:	3 Hours			

NAME:		
STUDENT NU	MBER:	

This exam has a total of 7 pages including this cover page and 0 separate handout(s).

Students must count the number of pages and report any discrepancy immediately to the Invigilator.


This exam is to be answered:

- o On the paper
- In Booklets provided
- o NCS Answer sheets

Marking Scheme: This exam has NINE questions worth the total of 80 points. Allocation of points per question is indicated at the beginning of each question.

Materials Allowed: Textbook, lecture notes, homework solutions, calculators (nonprogrammable).

- 1. [15 points] The textbook's microcontroller is used as shown below, being responsible for 2 tasks: (1) modifying the state of the displayed digit, and (2) modifying the state of the LED. These are done as follows: as long as SW is pushed down ( $PB_0 = 0$ ), the LED is on with the digit being incremented every second; otherwise ( $PB_0 = 1$ ), the LED is off with the digit being "frozen" at its last value. Write the corresponding C program, assuming that the first task is the main program, and the second task is an LSR, whose address is stored at memory location C0x20. Also, assume that bit C0 of the processor status register (C1) is the processor's interrupt-enable bit, and C1 of the processor task is initially C2.
- Main Program: Every time the 100-MHz Counter/Timer reaches 0, the displayed digit must be incremented.
- ISR: Port B must be configured to generate interrupts whenever PBIN is changed. If SW was pressed (i.e., PB<sub>0</sub> changed from 1 to 0), the LED must be turned <u>on</u>, and the 100-MHz Counter/Timer must be enabled to countdown a one-second delay. If SW was released (i.e., PB<sub>0</sub> changed from 0 to 1), the LED must be turned <u>off</u>, and the 100-MHz Counter/Timer must stop its countdown.



2. [15 points] Consider a <u>byte-addressable</u> computer with <u>4-KB main memory</u> and <u>128-byte cache</u> that has <u>8 blocks</u>, where each block consists of <u>four 32-bit words</u>. While executing some program, the CPU reads 32-bit words from the following sequence of addresses:

#### 080 248 444 120 000 240 448 110 12C 088

Show the <u>cache contents</u> (e.g., **[000]** = contents stored at address **000**) at the end of this sequence (10 addresses) and calculate the corresponding miss rate given that:

- (a) Cache is direct-mapped.
  - (b) Cache is 4-way set-associative (4 blocks per set) with LRU replacement.
  - (c) Cache is fully-associative with LRU replacement.
- 3. [10 points] Consider a C code fragment below, modifying a given square matrix float X[N][N] (stored row by row, i.e., in the row-major order), where N=256:

Determine the x-related <u>page fault rate</u> in the following <u>two cases</u>: (1) the main memory uses **1-KB** paging with <u>four pages</u> allocated for x, and (2) the main memory uses **4-KB** paging with only <u>one page</u> allocated for x. Initially, no part of x is in the main memory.

- **4.** [10 points] A computer with **4-GB** virtual memory has **1 GB** of physical memory and uses **1-MB** paging. It also has L1 and L2 caches for both instructions and data. The cache access times are  $C_1 = 1\tau$  (L1 hit) and  $C_2 = 4\tau$  (L1 miss, L2 hit). The main memory access time is  $M = 16\tau$  (L1 and L2 miss), and the page fault service time is  $D = 10,000\tau$ .
  - (a) How many entries are there in the page table?
  - (b) Given that the <u>hit rates</u> are  $h_1 = 95\%$  (for L1) and  $h_2 = 90\%$  (for L2); and the page fault rate p = 0% (no page faults), what is the <u>average access time</u>  $T_{ave}$ ?
  - (c) What is the <u>average access time</u>  $T_{ave}$ , if  $h_1 = 0\%$ ,  $h_2 = 90\%$ , and p = 0.01%?
  - (d) What is the average access time  $T_{ave}$ , if  $h_1 = 95\%$ ,  $h_2 = 90\%$ , and p = 0.01%?

5. [5 points] Consider a pipelined datapath consisting of five stages:

**F** - fetch the instruction from the memory,

D – decode the instruction and read the source register(s),

c – execute the ALU operation specified by the instruction,

M – execute the memory operation specified by the instruction,

W – write the result in the destination register.

Identify data hazards in the code below and insert not instructions where necessary.


```
.//R1 = R2 + R4
ADD
     R2, R4, R1
ADD
     R4, R6, R5
                       // R5 = R4 + R6
ADD
     RO, R2, R3
                       // R3 = R0 + R2
MOV
     R6, (R1)
                       // MEMORY[R1] = R6
MOV
     (R3), R6
                       //R6 = MEMORY[R3]
MOV
     R4, R2
                       //R2 = R4
ADD
                       //R4 = R4 + 4
     #4, R4, R4
ADD
     RO, R2, R1
                       // R1 = R0 + R2
MOV
                       //R0 = R2
     R2, R0
```

### **6.** [5 points]


- (a) Show decimal number +5.25 in the 32-bit IEEE-754 floating-point format.


- 7. [5 points] Assume that some bus Master has two outputs, bus-request  $\bf R$  and bus-busy  $\bf Busy$ , and one input, bus-grant  $\bf G$ . Show its Moore FSM state diagram, assuming that the Master operates as follows: (1) the Master asserts  $\bf R$  while keeping  $\bf Busy = 0$ , and waits for  $\bf G$  to be asserted; (2) Once  $\bf G$  is asserted, the Master deasserts  $\bf R$  and asserts  $\bf Busy$  for two clock cycles; (3) Once the two clock cycles have elapsed, the Master deasserts  $\bf Busy$  for two clock cycles while keeping  $\bf R = 0$ ; (4) Once the two clock cycles have elapsed, the Master goes back to Step (1) if  $\bf G = 0$ ; otherwise, it waits for  $\bf G$  to be deasserted.

**8.** [5 points] Given the Moore FSM state diagram (x represents don't care) and the input waveforms shown below, draw the corresponding <u>output waveforms</u>. Assume that the FSM is initially in state A.



**9.** [10 points] Consider the <u>daisy-chain</u> arbitration scheme shown below. Assume that the input-to-output signal propagation delays are the same and equal to **d** for all three devices, the inverter, and the **AND** gate. Also, assume that device **x** is able to start using the bus (making /BRx = 1 and /BBSY = 0) only when it receives a <u>0-1 transition</u> on its bus-grant input **BGx** and detects that the bus is not currently busy (i.e., /BBSY = 1). Also, assume that device **x** lets the bus-grant propagate through only when it is neither requesting nor using the bus. Finally, assume that any of the three devices will need to use the granted bus for only **3d** time units. Complete the <u>timing diagram</u> shown on the next page, where <u>Device 2</u> requests the bus at time **t** = **0**, and <u>Device 3</u> requests the bus at time **t** = **6d**.





**NOTE:** If answering <u>Question 9</u> here, please write down your name below and insert this page in your Booklet.

NAME:	•	
· · · · · · · · · · · · · · · · · · ·	 	 

## Counter/Timer Registers

