
Fall 2024 ECE 355

Assignment 1 Due September 27, 23:59

NOTE: Late submissions will not be accepted. Please submit a single PDF file with your answers via the **ECE 355 Brightspace** webpage.

- 1. [10 points] The textbook's microcontroller below is responsible for 2 tasks: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the E and D switches: pressing E enables the process of incrementing the digit every second, while pressing D disables that process. Write the corresponding C program, assuming that the first task is the ISR whose address is stored at location 0x20, and the second task is the main program. Assume that bit 6 of the processor status register (i.e., PSR[6]) is the processor's interrupt-enable bit, and Port B is always ready to receive data from the processor. Initially, the 7-segment display shows 0, and it is not being incremented.
- *Main Program*: If **D** has been pressed, the digit <u>is not allowed</u> to increment every second (until **E** is pressed). If **E** has been pressed, the digit <u>is allowed</u> to increment every second (until **D** is pressed).
- *ISR*: The <u>100-MHz Counter/Timer</u> must be configured to generate interrupts every second. The displayed digit must be incremented, provided that **E** was pressed last (i.e., the process of incrementing the digit is <u>enabled</u>). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is <u>disabled</u>). **Note:** Incrementing **9** gives **0**.



- **2.** [10 points] Recall **Question 1**, where the microcontroller was performing <u>2 tasks</u>: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the **E** and **D** switches: pressing **E** enabled the process of incrementing the digit every second, while pressing **D** disabled that process. For this question, write the corresponding <u>C program</u>, assuming that the **first task** is the <u>main program</u>, and the **second task** is the <u>ISR</u> whose address is stored at location **0x20**. Assume that **PSR[6]** is the processor's interrupt-enable bit, and **Port B** is always ready to receive data from the processor. Initially, the 7-segment display shows **0**, and it is <u>not</u> being incremented.
- *Main Program*: The displayed digit must be incremented every second, provided that **E** was pressed last (i.e., the process of incrementing the digit is <u>enabled</u>). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is <u>disabled</u>). Required 1-second timeouts must be implemented using the 100-MHz Counter/Timer. **Note:** Incrementing **9** gives **0**.
- *ISR*: Port B must be configured to generate interrupts whenever **PBIN** is updated. If **D** has been pressed, the digit is not allowed to increment every second (until **E** is pressed). If **E** has been pressed, the digit is allowed to increment every second (until **D** is pressed).
- **3.** [5 points] Assume that some I/O device has the maximum data transfer rate of $R_{I/O} = 256 \text{ KB/s}$. During <u>DMA</u>, the data is transferred in blocks of $d_{I/O-DMA} = 1 \text{ KB}$ at a time. To initiate a DMA transfer, the CPU takes $N_{DMA-start} = 500$ clock cycles; to terminate it, the CPU takes $N_{DMA-end} = 400$ clock cycles. If <u>polling</u> is used, the data is transferred in blocks of $d_{I/O} = 16 \text{ B}$ at a time, when the device is ready. To perform a poll, the CPU takes either $N_{poll-ready} = 300$ clock cycles (when the device is ready), or $N_{poll-not-ready} = 100$ clock cycles (when the device is not ready). At what <u>activity percentage</u> of the I/O device does the <u>DMA cost</u> become **1,000 times** cheaper than the <u>polling cost</u>? (Note: **1 KB** = 2^{10} **Bytes**.)