LLVM Fence Synthesis

PARALLEL AND CONCURRENT PROGRAMMING

CS4560

Authors:

Group 3 Mihnea Bernevig (5496004) Yigit Colakoglu (5495121)

April 13, 2025



Contents

1	Overview	2
	Fence Insertion 2.1 TSO vs. PSO Fence Synthesis	2
3	Fence Optimization	5
4	Testing	6

1 Overview

In this project, we implemented three transformation passes for the LLVM compiler. Two of these passes are used to greedily insert Sequentially-Consistent (SC) fences for different target memory models, while the third pass eliminates redundant fences to optimize for overall code size.

Sequentially-Consistent fences enforce a happens-before relationship between the operations preceding the fence and those following it. This enforcement guarantees that all operations before the fence are completed prior to the execution of those after it, both at the hardware and compiler levels. We insert the fences during the IR stage so the LLVM backend can convert the IR fence instructions to the target architecture, or completely ignore them if necessary (For instance, SC fences are essentially ignored when compiling to x86).

2 Fence Insertion

We have developed two separate passes for fence insertion, one ensuring consistency under the Total Store Order (TSO) model and the other under the Partial Store Order (PSO) model.

Both of these passes work by traversing each function starting from their initial basic block, traversing all possible control flows of a program while keeping track of the last atomic memory operation that was performed so that it can insert a fence if a consecutive operation pair that is "too relaxed" appears in the path. The method used to traverse the basic blocks and insert fences for TSO and PSO memory order is shown in Algorithms 1 and 2, respectively.

Both of our algorithms insert two fences per operation pair, once after the initial operation, and once before the second operation. We have found that this approach works better in practice, especially when the LLVM IR contains ϕ nodes.

2.1 TSO vs. PSO Fence Synthesis

The main difference between the TSO and PSO memory synthesis passes is the consecutive atomic memory operation pairs that are "allowed". For instance, the PSO memory model allows WW memory operations to be re-ordered while TSO does not. So,the TSO pass inserts a fence before the second write if it encounters such a pair with relaxed memory order while the PSO pass does not care. A more detailed enumeration of the transformations we perform for each target memory order can be found in Table 1.

Op ₁	Order ₁	Op ₂	Order ₂	TSO	PSO
R	RLX	R	RLX	R-Fence-R	R-Fence-R
R	RLX	W	RLX	R-Fence-W	R-Fence-W
W	RLX	R	RLX	R-W	R-W
W	RLX	W	RLX	W-Fence-W	W - W
R	ACQ	*	*	$R-Op_2$	$R-Op_2$
*	*	W	REL	Op_1-W	Op_1-W
W	REL	R	ACQ	W-R	W-R
*	SEQ_CST	*	SEQ_CST	$0p_1 - 0p_2$	$0p_1 - 0p_2$
*	ACQ_REL	*	ACQ_REL	$0p_1 - 0p_2$	$0p_1 - 0p_2$

Table 1: Memory operation ordering under TSO and PSO

TL;DR: Fences are only introduced between two relaxed atomic memory operations as the C11 memory ordering for operations with other memory orders already behave the way we want them to.

Algorithm 1: TraverseBBGraph

```
Input: Basic block BB, ordering order, last memory operation lastMemOp
1 if BB is empty then
  return
{f 3} for each instruction I in BB do
      if I is a LoadInst then
         loadOrder \leftarrow I.getOrdering();
5
         if lastMemOp is null then
6
             lastMemOp \leftarrow I;
 7
             if order = Unordered \land loadOrder \in \{Unordered, Monotonic\} then
 8
                insert fences with Sequentially-Consistent ordering before I;
 9
             continue;
10
         if loadOrder ∉ {Unordered, Monotonic, Acquire} // Skip unsupported ordering then
11
             order \leftarrow Unordered;
12
             lastMemOp \leftarrow I;
13
             continue;
14
         if lastMemOp is a StoreInst then
15
            // No fence needed when previous operation is a store and current is a load (Write-Read)
16
         if lastMemOp is a LoadInst and order ∉ {Acquire, AcquireRelease, SequentiallyConsistent}
17
          then
             insert fences with Sequentially-Consistent ordering before I and after lastMemOp;
18
         order \leftarrow loadOrder;
19
         lastMemOp \leftarrow I;
20
      else if I is a StoreInst then
21
         storeOrder \leftarrow I.getOrdering();
22
         if lastMemOp is null then
23
             lastMemOp \leftarrow I;
24
             if order = Unordered \land storeOrder \in \{Unordered, Monotonic\} then
25
                insert fences with Sequentially-Consistent ordering before I;
26
             continue;
27
         if lastMemOp is a StoreInst and order ∉ {Release, AcquireRelease, SequentiallyConsistent}
28
          then
             insert fences with Sequentially-Consistent ordering before I and after lastMemOp;
29
         else if lastMemOp is a LoadInst and
30
           order ∉ {Acquire, AcquireRelease, SequentiallyConsistent} then
             insert fences with Sequentially-Consistent ordering before I and after lastMemOp;
31
         order \leftarrow storeOrder;
32
         lastMemOp \leftarrow I;
33
      else if I is a FenceInst then
34
         order \leftarrow I.getOrdering();
35
      else if I is a Terminator instruction then
36
         if I is a BranchInst then
37
             for each successor BB' of I do
38
                 if BB' = BB then
39
                  continue;
40
                 TraverseBBGraph(BB', order, lastMemOp);
41
         else if I is a SwitchInst then
42
             for each successor BB' of I do
                 if BB' = BB then
44
                   continue:
45
                 TraverseBBGraph(BB', order, lastMemOp);
46
         else
47
            return;
48
```

Algorithm 2: TraverseBBGraphPSO

```
Input: BasicBlock BB, AtomicOrdering order, Instruction pointer lastMemOp
1 if BB is empty then
2 return
{f 3} for each instruction I in BB do
      if I is a LoadInst then
4
         loadOrder \leftarrow I.getOrdering();
5
 6
         if lastMemOp is null then
 7
             lastMemOp \leftarrow I;
             if order = Unordered \land loadOrder \in \{Unordered, Monotonic\} then
8
              insert fences with Sequentially-Consistent ordering before I;
 9
             continue:
10
         if loadOrder ∉ {Unordered, Monotonic, Acquire} then
11
             order \leftarrow Unordered;
12
             lastMemOp \leftarrow I;
13
             continue;
14
         if lastMemOp is a StoreInst then
15
16
             continue;
         if lastMemOp is a LoadInst and order ∉ {Acquire, AcquireRelease, SequentiallyConsistent}
17
             insert fences with Sequentially-Consistent ordering before I and after lastMemOp;
18
         order \leftarrow loadOrder;
19
20
         lastMemOp \leftarrow I;
      else if I is a StoreInst then
21
         storeOrder \leftarrow I.getOrdering();
22
         if lastMemOp is null then
23
24
             lastMemOp \leftarrow I;
             if order = Unordered \land storeOrder \in \{Unordered, Monotonic\} then
25
                 insert fences with Sequentially-Consistent ordering before I;
26
             continue;
27
         if lastMemOp is a StoreInst then
28
             insert fences with Sequentially-Consistent ordering before I and after lastMemOp;
29
         else if lastMemOp is a LoadInst and
30
           order ∉ {Acquire, AcquireRelease, SequentiallyConsistent} then
            insert fences with Sequentially-Consistent ordering before I and after lastMemOp;
31
         order \leftarrow storeOrder;
32
         lastMemOp \leftarrow I;
33
      else if I is a FenceInst then
34
         order \leftarrow I.getOrdering();
35
      else if I is a Terminator instruction then
36
         if I is a BranchInst then
37
             for each successor BB' of I do
38
                 if BB' = BB then
39
                  continue;
40
                 TraverseBBGraphPSO(BB', order, lastMemOp);
41
         else if I is a SwitchInst then
42
             for each successor BB' of I do
43
                 if BB' = BB then
44
                   continue;
45
                 TraverseBBGraphPSO(BB', order, lastMemOp);
46
47
         else
          return;
48
```

3 Fence Optimization

As we mentioned earlier, our initial methods insert fences greedily without attempting any optimizations to not insert any redundant fences. After this synthesis stage, we implemented a secondary optimization to remove redundant fences using redundant fence elimination techniques using the min-cut of the control flow graph [1].

In order to remove redundant fences, we build a special graph by finding and removing each fence instruction in the control flow, and inserting a node before and after where they used to be. Afterwards, for each inserted node before/after the fence, we traverse the basic block graph upwards and downwards until we encounter a memory operation or the start/end of the function flow graph, respectively. Once one of the following nodes are inserted, they are connected to a special source (if before the fence) or sink (if after the fence) node, essentially forming a network flow graph for the function. The resulting graph is directed, with weights of 1 for all edges that are not connected to the source/sink and ∞ for the edges that are connected to the source/sink. The pseudocode for the graph generation functions can be found in Algorithms 3-5.

Once we have the network flow graph G for a function, we need to calculate the min-cut of the resulting graph, the edges of which will correspond to the optimal placement of graphs without changing the function's behavior. To calculate the min-cut, we run the Ford-Fulkerson max-flow algorithm on the graph G. This results in a residual graph G' with the edges on the min-cut having been fully saturated. This means (given G was connected as a result of our graph generation procedure), G' is split into two subgraphs $G_s = (V_s, E_s), G_t = (V_t, E_t)$, with the edges of weight G0 between them corresponding to the min-cut. To find those edges, we traverse all nodes accessible from the source, marking all the vertices of the encounter. The edges whose out-vertex is marked and in-vertex is not are exactly the edges $\operatorname{\it MinCut} = \{e = (a,b) | a \in V_s \land b \in V_t\}$. Finally, we insert back Sequantial Consistency fences on the locations that correspond to the min-cut.

Algorithm 3: makeGraphUpwards

```
Input: Instruction pointer root, Graph graph
   Output: Node pointer
 1 bb \leftarrow root.getParent();
 2 foundRoot \leftarrow false:
 3 for each instruction inst in bb in reverse order do
      if inst = root then
 5
           foundRoot \leftarrow true;
          continue;
 6
 7
       if \neg foundRoot then
         continue;
 8
       if inst is a memory access (i.e., a LoadInst or StoreInst) then
 9
          node \leftarrow \text{getNode(inst, after)};
10
          graph.addNode(node);
11
          graph.addEdge(graph.source, node);
12
          return node;
14 node \leftarrow \text{getNodeAtBeginning}(bb);
15 if bb = bb.getParent().getEntryBlock() then
       graph.addNode(node);
16
       graph.addEdge(graph.source, node);
17
      return node;
19 for each predecessor pred of bb do
       node2 \leftarrow \text{getNodeAtEnd}(pred);
20
       graph.addNode(node2);
21
       lastInst \leftarrow getLastInst(pred);
22
       node3 \leftarrow \text{makeGraphUpwards}(lastInst, graph);
23
       if node3 \neq null then
24
          graph.addEdge(node, node2);
25
          graph.addNode(node3);
26
          graph.addEdge(node2, node3);
27
28 return node;
```

Algorithm 4: makeGraphDownwards

```
Input: Instruction pointer root, Graph graph
   Output: Node pointer
 1 bb \leftarrow root.getParent();
 2 foundRoot \leftarrow false;
 3 for each instruction inst in bb (in order) do
       if inst = root then
           foundRoot \leftarrow true;
 5
           continue;
 6
       if \neg foundRoot then
 7
        continue;
 8
       if inst is a memory access (i.e., a LoadInst, StoreInst, or ReturnInst) then
 9
           node \leftarrow \text{getNode(inst, before)};
10
           graph.addNode(node);
11
12
           graph.addEdge(node, graph.sink);
           return node;
13
14 node \leftarrow \text{getNodeAtEnd}(bb);
15 for each successor succ of bb do
       node2 \leftarrow \text{getNodeAtBeginning}(succ);
16
       graph.addNode(node2);
17
       firstInst \leftarrow getFirstInst(succ);
18
       node3 \leftarrow \text{makeGraphDownwards}(firstInst, graph);
19
       if node3 \neq null then
20
           graph.addEdge(node, node2);
21
           graph.addNode(node3);
22
           graph.addEdge(node2, node3);
23
24 return node;
```

Algorithm 5: TransformFunction

```
Input: Function pointer fun, Graph graph
1 for each Basic Block bb in fun do
      for each Instruction inst in bb do
 3
         if inst is a FenceInst then
             nodeBeforeFence \leftarrow makeGraphUpwards(inst, graph);
 4
             nodeAfterFence \leftarrow makeGraphDownwards(inst, graph);
 5
             if nodeBeforeFence \neq null and nodeAfterFence \neq null then
 6
                graph.addNode(nodeBeforeFence);
 7
                graph.addNode(nodeAfterFence);
 8
                graph.addEdge(nodeBeforeFence, nodeAfterFence);
 9
10 for each Basic Block bb in fun do
      for each Instruction inst in bb do
11
         if inst is a FenceInst then
12
            remove inst from bb;
13
```

4 Testing

In order to test the validity of our fence synthesis techniques we decided write litmus tests used in the lectures in LLVM IR and use the LLVM test suite in order to check that they were inserted in where we expected them to. We implemented three different litmus tests that contained consecutive read-write, write-write and write-read operations, which covered the insertion cases for both TSO and PSO's fence synthesis methods. More specifically, we implemented the load-buffer, store-buffer and message passing litmus tests.

For each litmus test, we tested the operations with different memory orders to check that the memory orders of operations are considered accordingly during the synthesis as well. Moreover, we implemented an additional test to ensure that the control flow is accounted for when inserting fences.

References

[1] R. Morisset and F. Zappa Nardelli, "Partially redundant fence elimination for x86, arm, and power processors," in *Proceedings of the 26th International Conference on Compiler Construction*, ser. CC 2017, Austin, TX, USA: Association for Computing Machinery, 2017, pp. 1–10, ISBN: 9781450352338. DOI: 10.1145/3033019.3033021. [Online]. Available: https://doi.org/10.1145/3033019.3033021.