



Paging & Address Calculation

Comprehensive Course on Operating System for GATE - 2024/25



Operating System **Paging**


By: **Vishvadeep Gothi**



non-contiguous MMT



Paging ✖
each process
divided into
equal size partitions

Segmentation
each process
divided into
variable size
partitions



Paging

- Process is divided in equal size of pages
- Physical memory is divided in same equal size of frames
- Pages are scattered in frames



→ page frames
→ memory frames
→ physical mem frames

Paging: Example

CPU

Process

Page 0
Page 1
Page 2
Page 3

Process
4 - Pages

Page table

0	4
1	7
2	0
3	2

Frame
no.s.

main memory

Page 2	Frame 0
	1
Page 3	2
	3
Page 0	4
	5
	6
Page 1	7

8 frames

unacademy
CPU requests for main memory content

↓
Page no. 2

To page table

page table

2
frame no. = 0

m.m.

Page 2

0

Paging

Each P.T. entry contains
frame no. + extra bits

- ◎ Process is divided in equal size of pages
- ◎ Physical memory is divided in same equal size of frames
- ◎ Processor will have a view of process and its pages
- ◎ Pages are scattered in frames
- ◎ Page table is used to map a process page to a physical frame
- ◎ Number of entries in page table = Number of pages in process
- ◎ OS maintains a page table for each process

Page table size = no. of entries in P.T. * 1 entry size
= no. of pages in process * 1 entry size

Process

Page 00
Page 01
Page 10
Page 11

4 Pages

Page Table

00	100
01	111
10	000
11	010

Memory

Page 10	Frame 000
	001
Page 11	010
	011
Page 00	100
	101
	110
Page 01	111

example:

Page size = 4 bytes

Process size = 4 pages = $4 * 4 \text{ bytes} = 16 \text{ bytes}$

Main memory = 8 frames = $8 * 4 \text{ bytes} = 32 \text{ bytes} \Rightarrow \text{mm address} = 5\text{-bits}$

Process size = logical address space

m.m. size = physical address space

0000	a	00
0001	b	
0010	c	
0011	d	
0100	e	01
0101	f	
0110	g	
0111	h	
1000	i	10
1001	j	
1010	k	
1011	l	
1100	m	11
1101	n	
1110	o	
1111	p	

↑
Logical address

physical addr. →

Page table

00	100
01	111
10	600
11	010

000000	100
000001	
000010	
000011	
001000	111
001001	
001010	
001011	
010000	600
010001	
010010	
010011	
011000	010
011001	
011010	
011011	
100000	a
100001	
100010	
100011	
101000	b
101001	
101010	
101011	
110000	c
110001	
110010	
110011	
111000	d
111001	
111010	
111011	

main memory

frame 000

frame 001

frame 010

011

100

101

110

111

→ CPU always generates logical address (virtual address)

L.A. \Rightarrow 10 11
 Page no. byte no.
 \Rightarrow byte 11 of page 10

→ search
 page no.
 10 in
 Page table

\Rightarrow frame 000 \Rightarrow goto frame
 no. 000
 &
 access byte
 11


frame no.	byte no.
000	11

physical add.

CPU generates logical add. 0110

Page no. byte no.


01	10
----	----



⇒ Physical add. 11110

logical add.

logical to physical address translation



p = page no.

d = offset (byte no./
line no.)

Process size 64 Bytes

Pages size = 4 bytes

no. of pages = ?

no. of bits in page no. = ?

$$\text{no. of pages} = \frac{\text{Process size}}{\text{Page size}}$$

$$= \frac{64 \text{ B}}{4 \text{ B}}$$


$$= 16 \text{ pages}$$

$$\Rightarrow 2^4 \text{ Pages} \Rightarrow \text{page no.}$$

no. of bits
byte no. = 2-bits

L.A.

← 6-bits →



4-bits




$$\text{Process size} = 128 \text{ bytes} \Rightarrow 2^7 \text{ bytes} =$$

$$\text{Page size} = 2 \text{ byte} = 2^1 \text{ byte}$$

$$\text{L.A. size} = 7 \text{ -bits}$$


$$\text{no. of pages} = \frac{128 \text{ B}}{2 \text{ B}} = 64$$



$$\text{no. of pages} = 2^6 = 64 \text{ pages}$$

Ques) Consider a paging system with page size 16 bytes and a process having 128 pages.

Solⁿ




128 * 16 bytes
 $2^7 * 2^4$ bytes
 2^{11} bytes

L.A. Size = 11 bits

Process size = 2^{11} bytes = 2048 bytes = 2Kbytes

Ques) Physical memory = 256 bytes \Rightarrow physical add. = 8-bits
 Page size = 8 bytes $\Rightarrow 2^3$ bytes $\Rightarrow d = 3$ -bits



no. of frames = $2^5 = 32$ frames

$$k = 2^{10}$$

$$m = 2^{20}$$



$$n = 2^{30}$$


Question

Consider a paged memory system where the logical address of 28 bits and physical address of 34 bits. If each page table entry is of 4 bytes and page size is 2KB then:

1. Number of pages in process? 2^{17}
2. Number of frames in main memory? 2^{23}
3. Number of bits for page number? 17 bits
4. Number of for frames? bits $\Rightarrow 23$ bits
5. Number of entries in page table? 2^{17}
6. Page table size?

2^{11} Bytes
 \Downarrow
 = 11-bits





$$\text{Page Table size} = \text{no. of pages} * \text{P.T. entry size}$$

$$= 2^{17} * 4 \text{ bytes}$$

$$= 2^{19} \text{ bytes}$$

$$= 512 \text{ Kbytes}$$

P.T. entry

32-bits

frame no.	extra bits
-----------	------------

← 23-bits →

← 9-bits →

Ques) L.A. = 32-bits


P.A. = 34-bits

Page size = 16 Kbytes $\Rightarrow 2^{14}$ bytes


Ans = 12

no. of protected bits per page-table entry = _____ bits
 in page-table entry size = 4 bytes = 32 bits
 table

Solⁿ:- P.T. entry
 32-bits



Physical add.




P.T. size = _____ in last questⁿ ?

= no. of pages * P.T. entry size

= 2^{18} * 4 bytes

= 2^{20} bytes = 1M bytes

LA.



Question GATE-2001


Consider a machine with 64 MB physical memory and a 32-bit virtual address space. If the page size is 4 KB, what is the approximate size of the page table?

→ physical add. = 26 bits

1. 16 MB
2. 8 MB
3. 2 MB
4. 24 MB


L.A.

32-bits



R.A.

26-bits




$$P.T. \text{ size} \geq 2^{20} * 14$$

$$14 \text{ m bits} \approx 2 \text{ m bytes}$$

Question GATE-2015

H. Wark

A computer system implements 8 kilobyte pages and a 32-bit physical address space. Each page table entry contains a valid bit, a dirty bit, three permission bits, and the translation. If the maximum size of the page table of a process is 24 megabytes, the length of the logical address supported by the system is _____ bits?



DPP

By: **Vishvadeep Gothi**

Question 1

Consider a paged memory system where the process size is 16MB and main memory size is 4GB. The page size is 2KB.

1. Number of pages in process?
2. Number of frames in main memory?
3. Number of bits for page number?
4. Number of bits for frames?
5. Number of entries in page table?
6. Page table size?

Question 2

Consider a paged memory system where the process size is 128MB and main memory size is 2GB. The page size is 1KB.


1. Number of pages in process?
2. Number of frames in main memory?
3. Number of bits for page number?
4. Number of bits for frames?
5. Number of entries in page table?
6. Page table size?

Question 3

Consider a paged memory system where the logical address is 25 bits and physical address is 33 bits. The page size is 4KB.

1. Number of pages in process?
2. Number of frames in main memory?
3. Number of bits for page number?
4. Number of bits for frames?
5. Number of entries in page table?
6. Page table size?

Happy Learning.!



▲ 1 • Asked by Meghansh

Please help me with this doubt

Unacademy - Inc. | GATE - CS & IT - Con | CPU_Scheduling_Algo | New Tab | New Tab | Quiz - IT | Unacademy | Screenshot (82).png | +

unacademy.com/quiz/quiz-12/5600X5QJMR/solutions/SP_HX2S4S059QRCH5WS3

Question 4
0 MARKS

Your Time Taken: 9m 12s | Avg Time Taken By Others: 9m 23s | Attempt Accuracy: 21%

A pipelined processor which operates on 200MHz clock rate and can perform up to maximum 84% efficiency. The pipeline has all stages perfectly balanced and there is no any cycle time overhead between the stages. The processor can provide a speedup of 3.7 as compared to its corresponding non-pipeline system. Minimum pipeline stages required for the processor is?

5
CORRECT ANSWER

4
INCORRECT

[Solution View](#)

33°C Mostly cloudy | Search | 18:05 17-05-2021

$$\text{speed up} = \text{efficiency} \times \text{max speed up}$$

$$3.7 = 0.84 \times k$$

$$k = \frac{3.7}{0.84}$$

$$= 4.4$$

$$k_{\min} = 5$$

$$k \geq 4.4$$