


Complete Course on Computer Organization & Architecture for GATE 2024 & 2025



Instruction: Part 3


By: Vishvadeep Gothi

Ques)

$$2 - add$$


$$- 2y \rightarrow - 2y$$

Consider a system with 32-bit instructions and 12-bit addresses. If there are 254 2-address instructions then maximum how many 1-address instructions can be formulated in the system?




Consider a system with 32-bit instructions and 12-bit addresses. If there are 254 2-address instructions and 8000 1-address instructions then maximum how many 0-address instructions can be formulated?

Consider a system which supports 3-address and 2-address instructions both. It has 30-bit instructions with 8-bit addresses. If there are 'x' 3-address instructions then maximum how many 2-address instructions can be formulated?



$$i_{x} = 512$$
 $i_{x} = 512$
 $i_{x} = 62$

Consider a system which supports 2-address and 1-address instructions both. with 10-bit addresses. If 24-bit instructions 4096 there 1-address are maximum then instructions many 2-address how instructions be can



Consider a system with 16-bits instructions and 64 CPU registers. The System supported 2 types of instructions: Type-A and Type-B.

Type-A instructions have an opcode, one register operand and one immediate operand of 3-bits Type-B instructions have an opcode, and 2 register operands.

If there are 10 Type-B instructions supported by the system then maximum how many Type-A Instructions supported by the system?

Consider there are 3 types of instructions in system:

- 1. Register Operand instructions: One opcode and 2 registers
- 2. Memory Operand instructions: One opcode, 1 register and 1 memory address
- 3. Immediate Operand Instructions: One opcode, 1 register and 1 immediate operand

Number of registers = $64 \implies \text{Reg}_{1} = 6 - \text{lin}_{2}$ Number of bits in immediate operand = 10-bits Memory size = 512Mbytes (byte addressable)

Total Instructions:

- 1. Reg Operand type: 10
- 2. Memory Operand type: 12
- 3. immediate Operand type: 4

Maximum and Minimum instruction length are?

Reg. operand

2 mem. opengnd inst n

mm. operend inst

21 bits

Reg -based arch:tecture Computer > C= a+b Reg. R1 ← a ALU , R3 (- b (· l) CPV => Complex system C (- R) (---)

Question GATE-2007

In a simplified computer the instructions are:

OPR_i, R_j	- Performs $R_i Op R_j$ and stores the result in R_j	
OPm,R_i	- Performs $val\ Op\ R_i$ and stores the result in R_i $val\ {\rm denotes\ the\ content\ of\ memory\ location\ } m$	
$MOVm, R_i$	- Moves the content of memory location $\mathfrak m$ to register R_i	
$MOVR_i$, m	- Moves the content of register \mathcal{R}_i to memory location m	

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block: R1, R2

$$t1 = a + b$$


$$t2 = c + d$$

$$t3 = e - t2$$

$$t4 = t1 - t3$$

Question GATE-2007

Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?



In a simplified computer the instructions are:

OPR_i, R_j	- Performs $R_i Op R_j$ and stores the result in R_i	
OP R _è , m	- Performs R_i Op val and stores the result in R_i val denotes the content of memory location m	
$MOVm, R_i$	- Moves the content of memory location m to register \mathcal{R}_i	
$MOVR_i$, m	- Moves the content of register \mathcal{R}_i to memory location m	

The computer has only two registers and *OP* is either *ADD* or *SUB*. Consider the following basic block:

$$t1 = a + b$$


$$t2 = c + d$$

$$t3 = e - t2$$

$$t4 = t1 - t3$$

Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

Mov 9, RI	R1 2 - 9
ADD KI'P	カ1 ← R1+b
Mov CIR2	R2 - C
ADD R2, d	R2(-R2+d
Mov R2, oc	x LR2
MOV e, R2	R2E e
SUB RZ, X	RZE RZ-X
SUB bill	RIC-RI-RZ



Register Spill

If enough not of registers are not there in cpu, then some intermediate operands are moved to memory for temperary boois.

Consider a register-memory architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill? Consider first operand is always the register operand and it's the destination for operation too.

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

$$R = X + Y$$

$$R = X +$$

$$R2 \leftarrow R2 + R1$$
 $R1 \leftarrow M$
 $R1 \leftarrow R1 + R2$

Assume X, Y, Z and M are memory operands

Happy Learning.!

