


Complete Course on Computer Organization & Architecture for GATE 2024 & 2025



Addressing Modes

By: Vishvadeep Gothi

Instruction Cycle

1. Instruction Fetch

2. Instruction Decode

3. Effective Address Calculation


4. Operand Fetch

5. Execution

6. Write Back Result

Addressing Modes

It specifies how and from where the operands are obtained for an instruction



Implied Mode

The opcode definition itself defines the operand




Immediate Mode

The address field of instruction specifies the operand value

Opcode	Mode	Address
--------	------	---------


Direct Mode

The address field of instruction specifies the effective address




Indirect Mode

The address field of instruction specifies the address of effective address



Register Mode


The address field of instruction specifies a register which holds operand



Register Indirect Mode


E. A.

The address field of instruction specifies a register which holds operand




Autoincrement/Autodecrement Mode


 Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.



Indexed Mode/ Index reg. Mode Loused to access on array element

 Address part of instruction (base address) is added to index register value to get the effective address





insth index = 2 * i

keg.

operand stored at add.

E.A. = base + index value

base +
index
value

If array date relocated then base add of array should be updated in address part of instruction.

Updation of instr is a costly operation.

Indexed mode does not support relocation

Index 12eg. Mode Any GPR Used as index Reg. Special purpose aprode mode Index ads. des grate

Index Keg_

Scaled addressing mode

Advance version of indesced mode.


opcode mode scaling (add.)

E. A. = add + i * w


used for branch (PC-Relative Mode) Position independent type of inst" (intra-segment)

Address part of instruction (offset) is added to PC register value to get the effective address

relative bout's or offset or relative add.





CPU fetched I2, CPU de coded I2 as branch type instⁿ Tonget inst? = I7 Tonget add. = PC + 8 = 504 + 8 - 512



Base Register Mode - inter-segment

Address part of instruction (offset) is added to Base register value to get the effective address





-> Implied -> Immedade -> Direct - Indirect -> Reg. Mode -> Reg. Indirect -> Indexed -> Autoinc/Auto dec. -> Stated

dala o | zerand related addressing mode

-> PC relative }
-> Bonse Reg. mode branding

category

computable add mide for E.A. calculate some computation needed

-> Indesced -> Autoinc. / Autodec.

-> scaled

-> Pc- Relative

-> Based-Reg. mode

non-computable 9dd. modes

- Implied

-> Imm. mode

-> viret

-> tolirect

___ > Reg.

-> Reg. Indirect

op code mode add. 520

Example

mem. add.

	Memory		
200	Opcode	Mode	
201	Address = 5	Address = 500	
202	Next Instruct	Next Instruction	
399	450		
400	700		
500	800		
600	900		
000	900		
702			
800	300		

Reg 5
PC = 200
202
R500 = 400
339
XR = 100
- nate Res
AC

Mode	Effective Address	Operand
1. Immediate Mode	201	500
2. Direct Mode	500	800
3. Indirect Mode	800	300
4. Register Mode	_	400
5. Register Indirect Mode	400	700
6. Autodecrement Mode	3 99	750
7. Indexed Mode	500 + 100 = 600	900
8. PC- Relative Mode	202 + 500 = 702	

Question Morris Mano

An instruction is stored at Location 300 with its address field at location 301. The address field has the value 400. A processor register contains the number 150. Evaluate the effective address, if addressing mode is:

- Direct
- 2. Immediate
- Relative
- Register Indirect

Question

In case the code is position independent, the most suitable addressing mode is

- A. Direct mode
- B. Indirect mode
- C. Relative mode
- D. Indexed mode

Question

The addressing mode that permits relocation, without any change whatsoever in the code, is

- A. Indirect addressing
- B. Base register addressing
- C. Indexed addressing
- D. PC relative addressing

Question Morris Mano

A relative branch mode type instruction is stored in memory at address 300. The branch is made to an address 450.

- 1. What should be the value of relative address field of the instruction?
- 2. Determine the value of PC before instruction fetch, after the fetch and after execution phase?

Question GATE-2011

Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for operand in memory?

- (A) Immediate Addressing
- (B) Register Addressing
- (C) Register Indirect Scaled Addressing
- (D) Base Indexed Addressing

Question GATE-2005

Consider a three word machine instruction

ADD A[R0], @ B

The first operand (destination) "A [R0]" uses indexed addressing mode with R0 as the index register. The second operand (source) "@ B" uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is

Happy Learning.!

