



Complete Course on Computer Organization & Architecture for GATE 2024 & 2025



# Doubts & Instruction Practice


By: Vishvadeep Gothi

$$pen inst' = \frac{635}{127} = 5 bytes$$



33 bits

Quesy




256 insths

~1. ~256 Sign-may.


Noc EI


Consider a system which support only 3 address instructions only, and supports 256B memory. If the instruction size is 40-bits then maximum & minimum number of instruction supported by the system are?



### orcole = 9 Question Am = 2

Consider a system which support only 2 address instructions only, and supports word addressable memory. The memory has total capacity of 2MB with word size of 4 Bytes. The system supports (350) distinct instructions. How many memory locations are required to store each instruction in the memory?





# Ans - 4000bits Question


Consider a system which support only 2 address instructions only, and supports word addressable memory. The memory has total capacity of 2MB with word size of 4 Bytes. The system supports 350 distinct instructions. How many memory locations are required to store each instruction in the memory?

In the above question if a program is to be stored in the memory with 500 instructions, then the amount of memory required to store the entire program is \_\_\_\_\_ bytes?

### Question = 18-676

The word addressable memory of a computer has 256K words of 32-bit each. The computer has an instruction format with four fields; an operation code field, a mode field to specify one of 8 addressing modes, a register address field to specify one of the 64 processor registers and a memory address field.

- 1. Specify the instruction format and the number of bits in each field if the instruction is stored exactly in one word in memory?
- 2. Maximum How many instructions supported by the computer? 2 = 32



The word addressable memory of a computer has 256K words of 32-bit each. The computer has an instruction format with four fields; an operation code field, a mode field to specify one of 8 addressing modes, a register address field to specify one of the 64 processor registers and a memory address field.

- 1. Specify the instruction format and the number of bits in each field if the instruction is stored exactly in one word in memory?
- Maximum How many instructions supported by the computer?


opcode = 8 Lits

A digital computer has a memory unit with 32-bits per word. The instruction set consists of 240 different operations. All the instructions have an operation code part (opcode) and an address part (allowed for only 1 address). Each instructions is stored in one word of memory.

- 1. How many bits are needed for opcode?
- 2. How many bits are left for address part of instruction? 24
- 3.What is the maximum allowable size of memory (word addressable)? 2 \* \cong \

opcode = 8 bits


A computer supports only 3 address instructions with length 35-bits each. There are (129) distinct instructions supported by the system. If the memory used in the system is word addressable with word size of 32 bits. The maximum size memory supported by system is \_\_\_\_\_ KBytes?




Disadvantage of using 2-address instructions in place of 1-address instructions is/are?

- 1. More memory required for program
- Larger sized instructions
- 3. More number of instructions
- (A) Only 1
- (B) Only 1 & 3
- (C) Only 2
- (D) All 1, 2 and 3

Consider a system which supports 2-address and 1-address instructions. The system uses 16 bits instructions and 5-bits addresses. If there are total 32 2-address instructions then maximum how many 1-address instructions can be formulated?




Consider a system which supports 3-address, 2-address and 1 -address instructions. It has 32-bit instructions with 8-bits addresses. If there are 254 3-address instructions and 1024 1-address instructions then maximum how many 2-address instructions can be formulated?




Consider a system which supports 2-address, 1-address and 0-address instructions. It has 32-bit instructions with 13-bits addresses. If there are 16376 1-address instructions and 65536 0-address instructions then maximum how many 2-address instructions can be formulated?

Consider a system which supports 2-address, 1-address and 0-address instructions. The system has 6 bits addresses. If there are 10 2-address instructions, 364 1-address and 1280 0-address instructions then what is the size of instruction supported by system?



Consider a system which supports 2-address and 1-address instructions. The system has 18 bits instructions. If there are 7 2-address instructions and 1152 1-address instructions, then what is the maximum size of memory supported by system?




Consider a system which support only 3 address instructions only, and supports 256B memory. If the instruction size is 40-bits then maximum & minimum number of instruction supported by the system are?



Consider a system which support only 2 address instructions only, and supports word addressable memory. The memory has total capacity of 2MB with word size of 4 Bytes. The system supports 350 distinct instructions. How many memory locations are required to store each instruction in the memory?





Consider a system which support only 2 address instructions only, and supports word addressable memory. The memory has total capacity of 2MB with word size of 4 Bytes. The system supports 350 distinct instructions. How many memory locations are required to store each instruction in the memory? In the above question if a program is to be stored in the memory with 500 instructions, then the

In the above question if a program is to be stored in the memory with 500 instructions, then the amount of memory required to store the entire program is \_\_\_\_\_ bytes?




There is system which uses 32-bits instructions and 13-bits addresses. It supports 2-address and 1-address instructions both. Suppose there are 50 2-address instructions then maximum how many 1-address instructions can be formulated?

There is system which uses 32-bits instructions and 13-bits addresses. It supports 2-address 1-address and 0-address instructions. Suppose there are 60 2-address instructions and 2<sup>14</sup> 1-address instructions then maximum how many 0-address instructions can be formulated?

$$\frac{67}{-60}$$
 $\frac{4+2^{13}=215}{-219}$ 
 $\frac{-219}{219}$ 

There is system which uses 20 bits instructions and 8-bits addresses. It supports 2-address and 1-address instructions both. Suppose there are x 2-address instructions, and based on that maximum & minimum 1-address instructions can be a, b respectively. Then the maximum value of a - b is?



Consider a system which supports 2-address, 1-address and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address instructions and 'y' 1-address instructions then which of the following is correct for maximum number of 0-address instructions supported by system?

(A) 
$$2^i - 2^a x - y$$

(B) 
$$2^i - 2^{2a}x - y$$

(C) 
$$2^i - 2^{2a}x - y2^a$$

(D) 
$$2^i - 2^a x - y2^a$$

Consider a system which supports 2-address, 1-address and 0-address instructions. The system has 'a' bits instructions and supports 2<sup>m</sup> bytes memory. If there are 't' 2-address instructions and 'w' 1-address and 'z'0-address instructions, then which of the following expression is correct?

(A) 
$$2^a = 2^m t + w + z$$

(B) 
$$2^a = 2^{2m}t + 2^mw + z$$

(C) 
$$2^a = 2^{3m}t + 2^{2m}w + 2^mz$$

(D) 
$$2^a = 2^{2m}t + 2^m w - z$$

A CPU has 128 registers, 64KB byte addressable memory and 3Bytes instructions. The CPU supports 3 types of instructions: R-type, I-type and M-type. Each R-type instruction contains an opcode and 2 register names. Each I-type Instruction contains an opcode, a register name and a 9-bit immediate value. Each M-type instruction contains an opcode and a memory address. If there are 85 M-type instructions, 123 I-type instructions then maximum how many R-type instructions the CPU can support?

Consider an AC-based architecture system. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider second operand can be a register or memory operand

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = t3 + M$$

Assume X, Y, Z and M are memory operands

Consider there are 4 types of instructions in system:

- Type 1: One opcode and 2 registers
- Type 2: One opcode and 1 register
- 3. Type 3: One opcode and 1 memory address
- 4. Type 4: One opcode, 1 register and 1 memory address

Number of registers = 128

Maximum instruction length: 32bits (Variable length instructions)

Total Instructions:

Type-1: 15, Type-2: 20, Type-3: 12, Type-4: 14

Memory address size = \_\_\_\_ bits

Consider a register-based architecture system which can support maximum 2-address instructions. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

$$t1 = X + Y$$

$$t2 = Z * 2$$

$$t3 = t2 + A$$

$$t4 = t3 - t1$$

$$t5 = t4 + t3$$

Note: X, Y and Z are memory operands

Consider a register-memory architecture(2-address instructions supported) system. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

$$t1 = X + Y$$

$$t2 = t1 - Z$$


$$t3 = t1 + t2$$

$$t4 = M + t3$$

$$t5 = t2 - t4$$

## Happy Learning.!





#### ▲ 1 • Asked by Pritam

#### i am getting 504 ans is 502

Consider a program which consists 500 instructions I0 to I499. Entire program has taken total 2000 bytes in memory to be stored. The memory is word addressable memory (word size = 2 bytes). If the instruction I499 is stored on address 1500 then the starting address of the program in memory is??

Note: All numbers are in decimal

