




### Paging Performance & TLB


Comprehensive Course on Operating System for GATE - 2024/25




▲ 1 • Asked by Anish

### Sir doubt hai yaha pe









# Operating System Paging 2

By: Vishvadeep Gothi







P.T. Size = no. of pages in process \*

1 entry Size

## Where the Page table Stored?

F. i. is also stoned in m.m.





PTOR stones the starting add of page table of the current running process. -> Paging needs handware supports.

R.no. Stopped Room

## Performance of Paging

within con registers.

E. M. A.T. = treg. + tmm

for p.T. fore content

(very-very small time)

= tmm


### TLB (Translation Lookaside Buffer)


It is a mem hardware which is used to stare a few page table entries.

Use of TLB improves performance of paging in terms of E.M.A.T.

TIB Mile satio (4) => 1. of time hid occurs in TIB.

### TLB (Translation Lookaside Buffer)





TLD Stauil


or or

- when context switch happens all entries of Tis are made invalid.

then along LNiTh P.T. entry Brocess :1 is also sleved.

Property Profession Pr

### How TLB Stores Entries?



- **Set-Associative**

TLB Mapping which rage table entry is knownth.

1. Fully Associative to where on TLB.

Fully coss o cialine mapping:associative menon content addressely menory)

Searching in TLB done with page no. Le TLB is in plemented with content addressable memany.

# TLB Mapping: Direct





A computer system implements a 31- bit virtual address, page size of 8 kilobytes, and a 256-entry translation look-aside buffer (TLB) organized as direct mapped. The minimum length of the TLB tag in bits is \_\_\_\_\_\_?



A computer system implements a 44- bit virtual address, page size of 1 kilobytes, and a 16KB look-aside buffer (TLB) organized as direct mapped. Each page table entry is of 4bytes. The minimum length of the TLB tag in bits is \_\_\_\_\_\_?

# TLB Mapping: Set Associative





# Operating System DPP

By: Vishvadeep Gothi

A system has 44-bit logical addresses and 53-bit physical addresses. If the pages are 8 kB in size, the number of bits required for LPN and PFN will be?

hogicer page no.

Mine

Consider a logical-address space of 8 pages, with page size 1024 bytes. The physical memory contains 32 frames.

- 1. Bits in LA
- 2. Bits in PA
- 3. Page table size

A system supports 4k pages of size 256 bytes each in a demand paging system. Main memory contain 1k frames. Number of bits required for logical address and physical address are?


A computer system implements 4 kilobyte pages and a 32-bit logical address space. Each page table entry contains a valid bit, a dirty bit, two permission bits, and the translation. If the maximum size of the page table of a process is 4 megabytes, the length of the physical address supported by the system is \_\_\_\_\_ bits?

Consider a system using TLB for paging with TLB access time of 40ns. What hit ratio is reduced for TLB to reduce the effective memory access time from 400ns to 280ns?

A computer system implements a 42- bit virtual address, 2GB physical address space, page size of 2KB, and an 8KB look-aside buffer (TLB) organized as direct mapped. Each page table entry contains a valid bit, a dirty bit and 2 protection bits along with the translation. The minimum length of the TLB tag in bits is \_\_\_\_\_\_?

A computer system implements a 38 bit virtual address, page size of 8 kilobytes, and a 512-entry translation look-aside buffer (TLB) organized into four way set associative manner. The minimum length of the TLB tag in bits is \_\_\_\_\_\_?

A Computer system implements a 36-bit virtual address, page size of 16 KBytes and a 256 - entry translation look-aside buffer (TLB) organized into 64 sets each having four ways. Assume that the TLB tag does not store any process id. The minimum length of the TLB tag in bits is \_\_\_\_\_\_.



### Happy Learning.!

