


Complete Course on Computer Organization & Architecture for GATE 2024 & 2025





CPU Registers

By: Vishvadeep Gothi

Motivation

Hard-work can beat the talent





Read:

- 1) CPU sends address to memory through address by
- 2) CPU sends enabled read control signal to memory
- (3) Memory performs read on given address and sends content present on that address through data bus.

cente operation:

3 CPV sends enabled acite control signal to memory.

(4) Memory writes given content on given address.

CPU Register

5 mall memories inside CPU

CPU Registers


- CPU Register
 - General Purpose Registers (GPRs) → Ro, R1, R2, R3, R4,......
 - Special Purpose Registers


CPU Registers

- CPU Register
 - General Purpose Registers (GPRs)
 - Special Purpose Registers
 - Accumulator (AC)
 - Program Counter (PC)
 - Instruction Register (IR)
 - Stack Pointer (SP)
 - 5. Flag Register / Program Status Word (PSW) status Reg.
 - Address Register (AR) / Memory Address Register (MAR)
 - Data Register (DR) / Memory Data Register (MDR) / MBR

Accumulator

Used to store result of ALU and sometimes en of the operand for ALU too.






Types of Architecture


Based on ALU input: from where ALU takes 2 inputs


- AC-Based Architecture
- 2. Register Based Architecture
- 3. Register-Memory Based Architecture
- 4. Complex System Architecture
- Stack Based Architecture

AC-Based Architecture




Register-Based Architecture






$$R1 = a$$
 $R2 = b$
 $R1 + R2$


Register-Memory Based Architecture



Complex System Architecture





Stack-Based Architecture



Program Counter

Stores address of next instruction to be executed






Instruction Register

Stores the current instruction to be executed

Stack Pointer

Stores the address of the top of the stack




top of stack

Flag or Status Register

Stores the status of the ALU result

La for implementations of conditions




$$if(a>b)$$

 $if(a=b)$
 $if(a=b)$

Address Register or MAR

Used to send address to memory



Data Register or MDR

Used to send data to memory (memory with) And to receive data from memory (nemany Real) A.bus AR Data

remary types

Byte addressable (default)

World 9 ddress 16/e

add. 1 word

1376 = 8 bits


1 ward = 1 bit, 2 bit, 4 bi-b 1 byte, 2 oyte,
4 byte, 8 byte...

200	<u> I</u> 1	7	
202	<u> 1</u> 2		
2 o4	エュ	6	7
			Erogrem

Question

A CPU has 4 bytes instructions. A program (Instructions I1 to I200) starts at address 500 (in decimal). Find the address of following instructions:

$$500 + 4(120-1)$$
= $500 + 476$
= 976



Question

A CPU has 4 bytes instructions. A program (Instructions I1 to I200) starts at address 500 (in decimal). What should be the PC value when instruction I6 will be executing in CPU?

if I6 is in execute then add of I7 will be in
$$PC$$

$$= 500 + 4 + (7-1)$$

$$= 524$$

Question

A CPU has 4 bytes instructions. A program (Instructions I1 to I200) starts at address 500 (in decimal). What should be the PC value when instruction *i* will be executing in CPU?

if instⁿ i is in execut then, add of
$$(i+1)$$
 will be in PC = $500 + 4 * (i+1-1)$

Happy Learning.!

