




# Addressing Modes: Part I

Complete Course on Computer Organization & Architecture for GATE 2024  
& 2025



# Instruction Cycle & Addressing Modes

By: **Vishvadeep Gothi**


# Effective Address

Address of operand in a computation-type instruction **or**  
The target address in a branch-type instruction.



PC = target add.

no change in PC



# Branch Instruction



# Type of Branch Instruction

Conditional

True

False

branch  
taken

not  
taken

Target instr  
executed next

PC = Target add.

next instr  
in sequence  
executed

PC = no change

Unconditional

branch taken always

⇓


PC = Target add.

# Instruction Cycle

Inst<sup>n</sup> executed in 6 phases

CPU

Memory





# Instruction Cycle



1. Instruction Fetch

2. Instruction Decode

3. Effective Address Calculation

4. Operand Fetch

5. Execution

6. Write Back Result



# Fetch Cycle & Execution Cycle



Inst<sup>n</sup> fetch



decode  
to  
write back result

# Computation vs Branch Type Instruction

Inst<sup>n</sup> fetch

decode

E.A. calculat<sup>n</sup>

operand fetch

Execut<sup>n</sup>

write back

fetch of inst<sup>n</sup> & pc increment

op code decode  $\Rightarrow$  operat<sup>n</sup>

operand decode  $\Rightarrow$  E.A.

fetch operands till ALU

computation performed

Result copied back to destinat<sup>n</sup>

fetch of inst<sup>n</sup> & pc inc.

op code decode  $\Rightarrow$  operat<sup>n</sup>

calculate target add.

—

condit<sup>n</sup> check & pc update

—

# Why Addressing Modes

Reg. mem based arch.



Addit<sup>n</sup>

Reg.

Comp R or mem

⇒



0 ⇒ Reg.

1 ⇒ mem.

010111  
↓  
addit<sup>n</sup>


101  
↓  
Reg.  
R5

110  
↓  
Reg. R6  
or  
memory operand on add. 6



# Addressing Modes

It specifies how and from where the operands are obtained for an instruction




→ CPU uses add. modes  
in E.A. calculation phase



# Implied Mode

The opcode definition itself defines the operand



Implied

operation

├  
operand locat<sup>n</sup>

CX:- INC A

# Immediate Mode

- The address field of instruction specifies the operand value



Imm. mode

operand  
value

# Direct Mode / Absolute mode

- The address field of instruction specifies the effective address



# Indirect Mode

- The address field of instruction specifies the address of effective address



Memory

Used to implement pointer.


to obtain operand



2 mem. references needed




```
int x = 5;  
int *p;  
p = &x;
```




# Register Mode

- The address field of instruction specifies a register which holds operand



# Register Indirect Mode

- The address field of instruction specifies a register which holds operand




used to shorten  
inst<sup>n</sup> length

To obtain operand

↳ 1 mem. reference

Assume CPU with 64 Reg.  $\Rightarrow$  Reg. reference = 6-bits  
memory add.  $\Rightarrow$  32 bits

Direct




$(x + y + 32)$  bits

Time to get operand

= 1 mem access


Reg. Indirect



$(x + y + 6)$  bits

= 1 Reg. access  
+  
1 mem.  
access





move Reg. .... 001 011


Green arrow points from the first 001 to the second 001.

$R_1 \leftarrow$

mode2	
Imm. mode	$R_1 \leftarrow \#3$
direct mode	$R_1 \leftarrow M[3]$
Reg. mode	$R_1 \leftarrow R_3$
Reg. Indirect	$R_1 \leftarrow M[R_3]$
Indirect	$R_1 \leftarrow M[M[3]]$

# Autoincrement/Autodecrement Mode

- Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.




```
fac(i=0; i<50; i++)  
{  
    operand A[i];  
}
```

Amount of increment or decrement depends on size of data item accessed.

$\Rightarrow$  autoincrement mode  $\Rightarrow$  post increment  
autodecrement mode  $\Rightarrow$  pre decrement

# Indexed Mode

- Address part of instruction (base address) is added to index register value to get the effective address







# PC-Relative Mode

- Address part of instruction (offset) is added to PC register value to get the effective address

Opcode	Mode	Address
--------	------	---------



PC




Memory

# Base Register Mode

- Address part of instruction (offset) is added to Base register value to get the effective address

Opcode	Mode	Address
--------	------	---------

  
Base Register



# Example

Memory	
200	<i>Opcode</i>   Mode
201	Address = 500
202	Next Instruction
399	450
400	700
500	800
600	900
702	-----
800	300

PC = 200

R500 = 400

XR = 100

AC

Mode	Effective Address	Operand
1. Immediate Mode		
2. Direct Mode		
3. Indirect Mode		
4. Register Mode		
5. Register Indirect Mode		
6. Autodecrement Mode		
7. Indexed Mode		
8. PC- Relative Mode		

# Happy Learning.!

