


Complete Course on Computer Organization & Architecture for GATE 2024 & 2025



Doubts & Instruction Practice & Instruction Cycle


By: Vishvadeep Gothi

Question

Consider a system which supports 2-address, 1-address and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address instructions and 'y' 1-address instructions then which of the following is correct for maximum number of 0-address instructions supported by system?

(A)
$$2^{i}-2^{a}x-y$$
 (B) $2^{i}-2^{2a}x-y$ (C) $2^{i}-2^{2a}x-y2^{a}$ (D) $2^{i}-2^{a}x-y2^{a}$ $y = 0$ $y =$

$$3-add$$
, $2-add$, $1-add$. supported
$$2i = x * 2^{3} + y * 2^{n} + y * 2^{n}$$



Question

Consider a system which supports 2-address, 1-address and 0-address instructions. The system has 'a' bits instructions and supports 2 bytes memory. If there are 't' 2-address instructions and 'w' 1-address and 'z'0-address instructions, then which of the following expression is correct?

(A)
$$2^a = 2^m t + w + z$$

(B)
$$2^a = 2^{2m}t + 2^mw + z$$

(C)
$$2^a = 2^{3m}t + 2^{2m}w + 2^mz$$


(D)
$$2^a = 2^{2m}t + 2^m w - z$$

Rey . = 7 bits

Question

マルートはな

A CPU has 128 registers, 64KB byte addressable memory and 3Bytes instructions. The CPU supports 3 types of instructions: R-type, I-type and M-type. Each R-type instruction contains an opcode and 2 register names. Each I-type Instruction contains an opcode, a register name and a 9-bit immediate value. Each M-type instruction contains an opcode and a memory address. If there are 85 M-type instructions, 123 I-type instructions then maximum how many R-type instructions the CPU can support?



R => 4bits F => (-bits

A processor has 16 integer registers $(R0, R1, \ldots, R15)$ and 64 floating point registers $(F0, F1, \ldots, F63)$. It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating point register operand (1F).

The maximum value of N is

Ans = 32

ا عالاً 757e 2 16 16 16 opload 4 6 max = 24 ysed = y 72 42 = 32 12 = 20 = 12 uruseg = 12 used = 8 401 = 14 unused = 4 mused

Am = 2

Question


Consider an AC-based architecture system. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider second operand can be a register or memory operand

$$t1 = X + Y$$

 $t2 = t1 - Z$
 $t3 = t1 + t2$
 $t4 = t3 + M$

Assume X, Y, Z and M are memory operands



$$AC \leftarrow X$$
 $AC \leftarrow AC$
 $AC \leftarrow AC$

men, - Ac

Question

Consider there are 4 types of instructions in system:

- Type 1: One opcode and 2 registers
- 2. Type 2: One opcode and 1 register
- 3. Type 3: One opcode and 1 memory address
- 4. Type 4: One opcode, 1 register and 1 memory address

Number of registers = 128 => Rey. = 7 -6;t

Maximum instruction length: 32bits (Variable length instructions)

Total Instructions:

Type-1: 15, Type-2: 20, Type-3: 12, Type-4: 14

Memory address size = ____ bits

- fixed length op code

Typezin

Ty pe 3 =

Am = 3

Question

Consider a register-based architecture system which can support maximum 2-address instructions. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

t1 = X + Y
t2 = Z * 2
t3 = t2 + A
t4 = t3 - t1
t5 = t4 + t3
R1
$$\leftarrow$$
 X
R1 \leftarrow R1 + R2
R2 \leftarrow Z
R3 \leftarrow A

Note: X, Y and Z are memory operands, $R2 \leftarrow R2 + R3$ $R3 \leftarrow R2 + R3$ $R3 \leftarrow R2 + R3$ $R3 \leftarrow R2 + R3$

R2 (- R2 + 8]

Question

Consider a register-memory architecture(2-address instructions supported) system. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

$$t5 = t2 - t4$$

$$R \leftarrow X$$
 $R \leftarrow X$
 $R \leftarrow X$
 $R \leftarrow R \leftarrow R$
 $R \leftarrow R \leftarrow R$

Effective Address (E.4.)

Address of operand in a computation-type instruction or The target address in a branch-type instruction.

Branch Instruction

Inst's I2 is in excecution in CPU PC = 202 Cru decales (detects) I2 as manch type instruction. Condition False Branch not taken Branch Laken Target instiexe ented PC = Tayet add (206) II løyet

mem,

Instruction Cycle

Instruction Cycle

1. Instruction Fetch

2. Instruction Decode

3. Effective Address Calculation

4. Operand Fetch

5. Execution

6. Write Back Result

Fetch Cycle & Execution Cycle

Computation vs Branch Type Instruction

Why Addressing Modes

Addressing Modes

It specifies how and from where the operands are obtained for an instruction

Happy Learning.!

