

TLB Access and Mapping

Comprehensive Course on Operating System for GATE - 2024/25

▲ 1 • Asked by Paarth S

Please help me with this doubt

3.12 An operating system implements a policy that requires a process to release all resources before making a request for another resource.

Select the TRUE statement from the following:

- (a) Both starvation and deadlock can occur
- ☒ (b) Starvation can occur but deadlock cannot occur
- (c) Starvation cannot occur but deadlock can occur
- (d) Neither starvation nor deadlock can occur

[2008 : 2 Marks]

▲ 1 • Asked by Jai

pls explain sir c option

Consider the below statements:


Select one or more answers

A User Level Threads requires non-blocking system calls

B Kernel Level Threads requires non-blocking system calls

C A full Thread Control Block (TCB) is maintained for each Kernel Level Thread by Kernel

D Kernel Level Threads are fast and efficient compared to User Level Threads




Operating System

TLB Mapping & Segmentation

By: **Vishvadeep Gothi**

TLB




P.T.



TLB Mapping

- ✓ 1. Fully Associative
- ✓ 2. Direct
3. Set-Associative

TLB Mapping: Direct



→ 00 0

01 0

10

11

TLB

0	0, 4
1	1, 5
2	2, 6
3	3, 7

4 entries

P.T.

000

001

010

011

100

101

110

111


✓

8 page table entries

Logical add.



P = 001





example:-

P = 8-bits

TLB \Rightarrow 16 entries \Rightarrow TLB entry = 4 bits no.

L.A.



TLB, 64 entries size

Direct mapping


L.A. = 14-bits

Page size = 16 bytes

Tag size = _____ bits



TLB entry no. = 6 bits

Ans = 4-bits




Ques) Consider a direct mapped TLB which can store 128 page table entries. The page size is 1Kbytes and logical address space is 16MB. The tag size in TLB is _____ bits?

Ans = 7



Ques Consider a direct mapped TLB of size 2Kbytes and used to store p-T- entries each of size 4 bytes. Logical addresses are of 26 bits. The Tag size is _____ bits? if page size is 2Kbytes.

Solⁿ




Ans = 6-bits

$$\text{no. of entries in TLB} = \frac{2KB}{4B} = 2^9$$


Question

A computer system implements a 31-bit virtual address, page size of 8 kilobytes, and a 256-entry translation look-aside buffer (TLB) organized as direct mapped. The minimum length of the TLB tag in bits is _____?



Question

A computer system implements a 44-bit virtual address, page size of 1 kilobytes, and a 16KB look-aside buffer (TLB) organized as direct mapped. Each page table entry is of 4bytes. The minimum length of the TLB tag in bits is _____?



$$\begin{aligned}
 \text{no. of entries in TLB} &= \frac{\text{TLB size}}{\text{1 entry size}} \\
 &= \frac{16 \text{ KB}}{4 \text{ B}} \\
 &= 4 \text{ K} \\
 &= 2^{12}
 \end{aligned}$$

2-way set associative mapping \Rightarrow 1 set 2 entries

0	8	Q	0, 4, 8, 12

4 way set associative

ex 1. 4-way set associative

256 entries TLB

$$\begin{aligned}\text{no. of sets} &= \frac{25!}{4} \\ &= 64\end{aligned}$$

A hand-drawn diagram of a 4x4 grid. The grid is composed of 16 squares. In the bottom-left square (row 4, column 1), there is a dashed line forming a smaller square in the bottom-left corner. To the left of the grid, there is a vertical line and a small circle above it.

$$\text{no. of sets in TLB} = \frac{\text{no. of entries}}{\text{set associativity}}$$

L.A.

p	d
---	---


Tag	TLB set no.	d
-----	----------------	---

ans) no. of sets in TLB = 16 \Rightarrow set no. = 4-bits

$p = 10$ bits

2-way set associative TLB

Tag - bits = _____ bits



Ques) no. of entries in TLB = 1K

4-way set associative TLB

L.A. = 30 bits

page size = 2K bytes


Tag = _____ bits \Rightarrow 11 bits
Ans.

Solⁿ
L.A. 30

P		d
19-bits		11
Tag 11	TLB set no. 8	

$$\begin{aligned}\text{no. of sets in TLB} &= \frac{1K}{4} \\ &= 2^8\end{aligned}$$

Consider a page table which contains many page table entries. To improve the performance of page table access a TLB is used. The TLB is 4-way set associative and can store 2K bytes. Each page table entry is of size 2 bytes. If a process has 2^{20} pages. Then Tag size in TLB is _____ bits?



$$\text{no. of entries in TLB} = \frac{2KB}{2B} = 1K$$

$$\begin{aligned} \text{no. of sets in TLB} &= \frac{1K}{4} \\ &= 2^8 \end{aligned}$$



Paging

→ To reduce \Rightarrow reduce page size.

Paging suffers from internal fragmentation

Assuming process \Rightarrow 10 KB

Page \Rightarrow 4 KB



if

TLB, Cache

Used

→ Tang are E.N.A.T. = ?

we will discuss:-

cache \Rightarrow physically addressed


→ Cache memory is accessed only using
main memory address.

(we can't search cache with Logical
address)

cpu generates \Rightarrow L.A. \Rightarrow Translation \Rightarrow P.A. \Rightarrow Cache search \therefore

→ Cache will not store p. T- entries .

CPU \Rightarrow L.A.
 \Downarrow
 search in TLB



$$H_{TLB} * \left[t_{TLB} + H_{cache} * t_{cm} + (1 - H_{cache}) * (t_{cm} + t_{mm}) \right]$$

$$+ (1 - H_{TLB}) * \left[t_{TLB} + t_{mm} + H_{cache} * t_{cm} + (1 - H_{cache}) * (t_{cm} + t_{mm}) \right]$$

To check
miss
in TLB

page table
access

Ques) TLB access time = 10 nsec

Cache —||— = 25 nsec

mm —||— = 200 nsec

TLB hit ratio = 80 %

Cache hit ratio = 90 %

E.M.A.T. = ?

Solⁿ

$$E.M.A.T. = 0.8 \left[10 + 0.9 \times 25 + 0.1 \times (25 + 200) \right]$$

$$+ 0.2 \left[10 + 200 + 0.9 \times 25 + 0.1 \times (25 + 200) \right]$$

$$= 0.8 [10 + 45] + 0.2 [10 + 200 + 45]$$

$$= 95 \text{ nsec}$$


||

Segmentation


- Divide Process in logically related partitions (Segments) → variable size
- Segments are scattered in physical memory
- No division in mm.

Segmentation

- Divide Process in logically related partitions (Segments)
- Segments are scattered in physical memory




Segmentation




1000 bytes

Segment table

	Base	Limit
0	1100	200
1	100	450
2	2200	50
3	1500	300





$d < 200$

200 bytes in seg 0.

add. of byte 0 of seg 0 = 1100

— 11 — 1 of seg 0 = 1101

— 11 — 2 of seg 0 = 1102

3 — 11 — = 1103

— 11 — d — 11 — = 1100 + d

Question

Find physical address for the following requests?

s	d	Physical Address
0	194	1234
2	46	2246
3	298	1798
1	403	503

2 62 seg. fault


0	1100	200
1	100	450
2	2200	50
3	1500	300

Segmentation

- © Size of segment can vary, so along with base, keep limit information also
- © Limit defines max number of words within the segment

or
bytes

Segmentation



segmentation fault

Segmentation

- © Size of segment can vary, so along with base, keep limit information also
- © Limit defines max number of words within the segment


$$\rightarrow \text{no. of bits in offset (d)} = \log_2(\text{max allowed seg. size}) \text{ bits}$$

Question

Maximum segment size = 16KB = 2^{14} B $\Rightarrow d = 14$ bits

Number of segments in process = 2^{10}

Logical address = _____ bits ??



24 bits

Ans.

Segmentation

Segmentation suffers from external fragmentation

Virtual Memory

- © Feature of OS
- © Enables to run larger process with smaller available memory

Virtual Memory

Demand Paging

Demand Paging:

Bring pages in memory when CPU demands

Page Fault:

When the demanded page is not available in physical memory

How to Ensure the Page hit or fault?

Page Swap Time Saving

Page Swap Time Saving

Effective Memory Access Time

Happy Learning.!

