




Registers and Memory Access

Complete Course on Computer Organization & Architecture for GATE 2024
& 2025



CPU Registers

By: Vishvadeep Gothi

Motivation

Hard-work can beat
the talent



addresses



memory


memory cells



memory operations:-

Read




write



Read :-

- ① CPU sends address to memory through address bus
- ② CPU sends enabled read control signal to memory
- ③ memory performs read on given address and sends content present on that address through data bus.

write operation:-

- ① CPU sends add. to memory through address bus
- ②  Data to  data 
The diagram shows three horizontal lines representing a data bus. The first line has a double vertical bar (||) in the middle. The second line has a double vertical bar (||) in the middle. The third line has a double vertical bar (||) in the middle. The word 'Data' is written above the first line, 'to' is written between the first and second lines, and 'data' is written above the third line.
- ③ CPU sends enabled write control signal to memory.
- ④ memory writes given content on given address.

CPU Register

Small memories inside CPU

CPU Registers

- CPU Register
 - General Purpose Registers (GPRs) $\longrightarrow R_0, R_1, R_2, R_3, R_4, \dots$
 - Special Purpose Registers

CPU Registers


- CPU Register
 - General Purpose Registers (GPRs)
 - Special Purpose Registers
 - ✓ 1. Accumulator (AC)
 2. Program Counter (PC)
 3. Instruction Register (IR)
 4. Stack Pointer (SP)
 5. Flag Register / Program Status Word (PSW) / *status Reg.*
 6. Address Register (AR) / Memory Address Register (MAR)
 7. Data Register (DR) / Memory Data Register (MDR) / MBR

memory buffer Reg.



Accumulator

Used to store result of ALU and sometimes ~~one~~ of the operand for ALU too.




Types of Architecture



Based on ALU input: *from where ALU takes 2 inputs*

1. AC-Based Architecture
2. Register Based Architecture
3. Register-Memory Based Architecture
4. Complex System Architecture
5. Stack Based Architecture

AC-Based Architecture




Register-Based Architecture




$a + b$

$R1 = a$
 $R2 = b$
 $R1 + R2$


Register-Memory Based Architecture



Complex System Architecture




~~Stack-Based Architecture~~



Program Counter

Stores address of next instruction to be executed




Instruction Register

Stores the current instruction to be executed

Stack Pointer

Stores the address of the top of the stack




top of stack

Flag or Status Register

Stores the status of the ALU result

↳ for implementations of conditions



if ($a > b$)

if ($a == b$)

if ($a == 0$)


$S \Rightarrow$ sign

$Z \Rightarrow$ Zero

$Ca \Rightarrow$ carry

Address Register or MAR


Used to send address to memory



Data Register or MDR


Used to send data to memory (*memory write*)

And to receive data from memory (*memory read*)



memory types

Byte addressable (default)



1 byte = 8 bits

Word addressable



1 word =
1 bit, 2 bits, 4 bits,
1 byte, 2 bytes,
4 bytes, 8 bytes, ...

→ memory byte addressable

→ 1 instrⁿ = 2 bytes

PC = ~~200~~
202
~~204~~
206


200	I1
202	I2
204	I3
⋮	

} Program

Question

A CPU has 4 bytes instructions. A program (Instructions I1 to I200) starts at address 500 (in decimal). Find the address of following instructions:

1. I1 $\Rightarrow 500$
2. I5 $\Rightarrow 516$
3. I120 $\Rightarrow 976$



$$500 + 4(120 - 1)$$

$$= 500 + 476$$

$$= 976$$

Question

A CPU has 4 bytes instructions. A program (Instructions I1 to I200) starts at address 500 (in decimal). What should be the PC value when instruction I6 will be executing in CPU?

if I6 is in execution then add. of I7 will be in PC

$$= 500 + 4 \times (7 - 1)$$

$$= 524$$

Question

A CPU has 4 bytes instructions. A program (Instructions I1 to I200) starts at address 500 (in decimal). What should be the PC value when instruction i will be executing in CPU?

if instⁿ i is in executⁿ then, add. of $(i+1)$ will be
in PC

$$= 500 + 4 * (i + 1 - 1)$$

$$= 500 + 4i$$

Happy Learning.!

