

ASIM DEY

Bhubaneswar, Khordha, Odisha

📞 (+91) -9827679453 ✉ asimdy01@gmail.com  [asim](#)  [asim](#)

Education

ODISHA UNIVERSITY OF TECHNOLOGY AND RESEARCH

Bachelor of Technology in Electronics and Communication (CGPA - 8.59)

August 2023 – Present

Bhubaneswar, Odisha

Mother's Public School, Bhubaneswar

AISCCE – CBSE, Science (PCM) (Percentage - 86.4%)

May 2023

Bhubaneswar, Odisha

Mother's Public School, Bhubaneswar

AISSE – CBSE (Percentage - 94.6%)

May 2021

Bhubaneswar, Odisha

Coursework

- Digital Electronics
- Signals & Systems
- Microprocessors
- VLSI Design
- Analog Circuits
- Communication Systems
- CMOS Technology

Experience

Projects

Astable Multivibrator (555 Timer)

555 Timer IC, RC Circuit Design, Proteus/LTSpice, Breadboard Prototyping

July 2025

GitHub

- Developed an astable multivibrator circuit using 555 Timer IC for continuous pulse generation.
- Optimized frequency and duty cycle through appropriate selection of RC components.
- Validated circuit performance through simulation and hardware testing.

MOD-16 Counter

Flip-Flops (JK/D), Logic Gates, Logisim/Proteus, 74xx IC Series

June 2025

GitHub

- Designed and implemented a MOD-16 counter using flip-flops to achieve a 4-bit binary counting sequence (0–15).
- Analyzed timing behavior and verified count sequence through simulation and hardware implementation.

Sequence Detector (FSM)

Finite State Machines (Mealy/Moore), Verilog/VHDL, ModelSim/Logisim, Timing Analysis

June 2025

GitHub

- * Developed a sequence detector using Mealy/Moore FSM architecture for pattern recognition in digital systems.
- * Simulated and validated state transitions, timing behavior, and output response.

Technical Skills

- **Languages:** C, Python (basic/intermediate)
- **EDA TOOLS:** MATLAB, Multisim, AutoCAD, Arduino, Proteus
- **Hardware Description Languages:** Verilog (Basic), VHDL (Basic)
- **Soft Skills:** Leadership, Teamwork, Communication, Problem Solving
- **VLSI Concepts:** Combinational and Sequential Circuit Design, FSM Design, Timing Analysis (Setup & Hold), CMOS Logic Design, Low Power Design Basics
- **Areas of Interest:** VLSI Design, Digital IC Design, ASIC Design, FPGA Design, Semiconductor Technology

Extracurricular Activities

PR and Content Team Member, Perception– Annual Technical Fest

Odisha University of Technology and Research

- Leadership & Strategy Spearheaded PR outreach and strategic content campaigns to maximize inter-college participation and brand visibility for Perception, OUTF.

Alumni Association Member

Odisha University of Technology and Research

- Active member of the college alumni network and participated in alumni interactions and networking events