(Autonomous College Affiliated to University of Mumbai)

Batch: B3 Roll No.: 1711118
Experiment / assignment / tutorial No8
Grade: AA / AB / BB / BC / CC / CD /DD
Signature of the Staff In-charge with date

**Title:** Interfacing 8259 PPI with 8086 to perform the ICW and OCW command words of 8259 by using trainer kit

**Aim:** To handle interrupts using 8259

#### **Expected Outcome of Experiment:**

CO 2: Build Microprocessor based system using memory chips and peripheral chips

#### **Books/ Journals/ Websites referred:**

- 1) 8086/8088 family: Design Programming and Interfacing: By John Uffenbeck (Pearson Education).
- 2) 8086 Microprocessor Programming and Interfacing the PC: By Kenneth Ayala
- 3) Microprocessor and Interfacing: By Douglas Hall (TMH Publication).
- 4) www.wikipedia.org/wiki/Intel 8259

#### **Pre Lab/ Prior Concepts:**


#### **Need for priority interrupt controller 8259:**

The 8259 is a Programmable Interrupt controller (PIC) designed for the Intel 8085 and Intel 8086. The initial part was 8259, a later A suffix version was upward compatible and usable with the 8086 or 8088 processor. The 8259 combines multiple interrupt input sources into a single interrupt output to the host microprocessor, extending the interrupt levels available in a system beyond the one or two levels found on the


(Autonomous College Affiliated to University of Mumbai)

processor chip. The 8259A was the interrupt controller for the ISA bus in the original IBM PC and IBM AT.

## 8259 internal block diagram









(Autonomous College Affiliated to University of Mumbai)

#### ICW3




#### ICW4




(Autonomous College Affiliated to University of Mumbai)

Explanation of the output:




(Autonomous College Affiliated to University of Mumbai)



# K. J. Somaiya College of Engineering, Mumbai-77 (Autonomous College Affiliated to University of Mumbai)

June Wednesday 2010 निज वैशास शुद्ध १२ बुधवार शके १९३२
12/10/15 प्रिप्त प्रशास शब्द १२ ब्रुचवार शके १९३२
825
mishaman an display
R al KIT Keyboard.
Anshuman for montes
SERILIN 9
DQ.
INTELHEX &
DST SEAM
1408 el (148B)
DSTM
0000 4
CM3
PFFF 4
WAIT
313,010 1 11-1 - 170
x ber - send tile from 4 po86
DONE 8231H.II
CONTRACTOR TOURS ASSESSED
Put to switch to 112 Display
E
दिगतं जनः खलु गुणीति मन्यते। A beloved person is taken to be a virtuous

(Autonomous College Affiliated to University of Mumbai)



#### **Conclusion:**

Thus, we learnt about interfacing 8259 along with 8086 and about it's various modes of operation.

### Post Lab Descriptive Questions (Add questions from examination point view)

## Explain significance of 8259 as PIC

8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085 and 8086 respectively. But by connecting 8259 with CPU, we can increase the interrupt handling capability. 8259 combines the multi interrupt input sources into a single interrupt output. Interfacing of single PIC provides 8 interrupts inputs from IRO-IR7.

(Autonomous College Affiliated to University of Mumbai)

## Features of 8259 PIC microprocessor -

- 1. Intel 8259 is designed for Intel 8085 and Intel 8086 microprocessor.
- 2. It can be programmed either in level triggered or in edge triggered interrupt level.
- 3. We can masked individual bits of interrupt request register.
- 4. We can increase interrupt handling capability upto 64 interrupt level by cascading further 8259 PIC.
- 5. Clock cycle is not required.