

(Autonomous College Affiliated to University of Mumbai)

Batch: B1 Roll No.: 1711072

Experiment / assignment / tutorial No. 8

Grade: AA / AB / BB / BC / CC / CD /DD

Signature of the Staff In-charge with date

Title: Interfacing 8259 PPI with 8086 to perform the ICW and OCW command words of 8259 by using trainer kit

Aim: To handle interrupts using 8259

Expected Outcome of Experiment:

CO 2: Build Microprocessor based system using memory chips and peripheral chips

Books/ Journals/ Websites referred:

- 1) 8086/8088 family: Design Programming and Interfacing: By John Uffenbeck (Pearson Education).
- 2) 8086 Microprocessor Programming and Interfacing the PC: By Kenneth Ayala
- 3) Microprocessor and Interfacing: By Douglas Hall (TMH Publication).
- 4) www.wikipedia.org/wiki/Intel 8259

Pre Lab/ Prior Concepts:


Need for priority interrupt controller 8259:

The 8259 is a Programmable Interrupt controller (PIC) designed for the Intel 8085 and Intel 8086. The initial part was 8259, a later A suffix version was upward compatible and usable with the 8086 or 8088 processor. The 8259 combines multiple interrupt input sources into a single interupt output to the host microprocessor, extending the interrupt levels available in a system beyond the one or two levels found on the processor chip. The 8259A was the interrupt controller for the ISA bus in the original IBM PC and IBM AT.



(Autonomous College Affiliated to University of Mumbai)

8259 internal block diagram



Importance of Cascade Lines-CAS0-CAS2:


CASCADE LINES: The CAS lines form a private 8259A bus to control a multiple 8259A structure. These pins are outputs for a master 8259A and inputs for a slave 8259A

Command Words of 8259A:




(Autonomous College Affiliated to University of Mumbai)

1. (ICW)




ICW4



2. Operation command words (OCW)


ocw3






(Autonomous College Affiliated to University of Mumbai)

Steps to interface 8255 with 8086:






K. J. Somaiya College of Engineering, Mumbai-77 (Autonomous College Affiliated to University of Mumbai)



Strong grant and deliver and deliver supplied and deliver and deliver supplied and deliver	
MPKIT	
Anshuman an display R of KIT Keyboard.	25
SERILIN 9	
INTELHEX &	
DST SEAM 1408 El (148B) DSTM	
END FFFF 4	
X'bez - send tile from 1 po 86 8225 1A H	e
PA to switch to LED DAPPON	



(Autonomous College Affiliated to University of Mumbai)



Conclusion: Thus, we learnt about interfacing 8259 along with 8086 and about it's various modes of operation.

Post Lab Descriptive Questions (Add questions from examination point view) Explain significance of 8259 as PIC

8259 microprocessor is defined as Programmable Interrupt Controller (PIC) microprocessor. There are 5 hardware interrupts and 2 hardware interrupts in 8085 and 8086 respectively. But by connecting 8259 with CPU, we can increase the interrupt handling capability. 8259 combines the multi interrupt input sources into a single interrupt output. Interfacing of single PIC provides 8 interrupts inputs from IR0-IR7.

Features of 8259 PIC microprocessor –

- 1. Intel 8259 is designed for Intel 8085 and Intel 8086 microprocessor.
- 2. It can be programmed either in level triggered or in edge triggered interrupt level.
- 3. We can masked individual bits of interrupt request register.
- 4. We can increase interrupt handling capability upto 64 interrupt level by cascading further 8259 PIC.
- 5. Clock cycle is not required.

Date: 08/04/2019 Signature of faculty in-charge