

Practice sheet 4 solutions

Q1.

①

$$D_A = Q_b, D_B = Q_a.$$

$$D_c = \overline{Q_d}, D_d = Q_c$$

$$Z = (Q_a \oplus Q_c) + (Q_b \oplus Q_d)$$

Z becomes zero when all inputs of OR gate are zero.

$$\Rightarrow (Q_a \oplus Q_c) + (Q_b \oplus Q_d)$$

$$\Rightarrow Q_a = Q_c \quad \& \quad Q_b = Q_d.$$

clock	D_A	Q_A	D_b	Q_b	D_c	Q_c	D_d	Q_d	Z
initial		0		1		0		1	0
1	1	1	0	0	0	0	0	0	0
2	0	0	1	1	1	1	0	0	0
3	1	1	0	0	1	1	1	1	0
4	0	0	1	1	0	0	1	1	1

At 4th clock pulse.

$$Q_a Q_b = Q_c Q_d = 01 \quad \& \quad Z = 1$$

Q2)

Q2 repeated sequence : 0 1 3 7 6 4

010 & 101 are don't care conditions are

Present state			Next State			Input		
A	B	C	A	B	C	T _A	T _B	T _C
0	0	0	0	0	1	0	0	0
0	0	1	0	1	1	0	1	0
0	1	1	1	1	1	1	0	0
1	1	1	1	1	0	0	0	1
1	1	0	1	0	0	0	1	0
1	0	0	0	0	0	1	0	0
0	1	0	x	x	x	x	x	x
1	0	1	x	x	x	x	x	x

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

State table for unused state

PS	NS	T _A	T _B	T _C
A B C	A B C			
0 1 0	1 0 1	1	1	1
1 0 1	0 1 0	1	1	1

State diagram

```

graph LR
    010((010)) --> 101((101))
    101 --> 010
    101 --> 100((100))
    100 --> 101
  
```

To solve the problem, let us assume the following diagram.

```

graph LR
    101((101)) -- unused state --> 010((010))
    010 --> 100((100))
    100 -- used state --> 101
  
```

State table after correction.

PS			NS			Inputs		
A	B	C	A'	B'	C'	T _A	T _B	T _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	1	1	1	1	1	0	0
1	1	1	1	1	0	0	0	1
1	1	0	1	0	0	0	1	0
1	0	0	0	0	1	1	0	0
0	1	0	1	0	0	1	1	0
1	0	1	0	1	0	1	1	1


T _A	A	BC	00	01	11	10
0	0	0	0	1	1	1
1	1	0	1	1	0	0

$$= A'B + B'A$$

T _B	A	BC	00	01	11	10
0	0	0	0	1	0	1
1	1	0	1	0	1	0

$$= \bar{B}C + B\bar{C}$$

T _C	A	BC	00	01	11	10
0	0	0	1	0	0	0
1	1	0	0	1	1	0

$$T_C = AC + A'B'C'$$


3)

0000 111 010 10

3 a) $C_1(1, 3, 5, 7, 9, 11) = 001111 = 0$
 $C_2(2, 3, 6, 7, 10, 11) = 001101 = 1$
 $C_4(4, 5, 6, 7, 12) = 01110 = 1$
 $C_8(8, 9, 10, 11, 12) = 01010 = 0$

$C = 0110 = 6$

Data bits are (3, 5, 6, 7, 9, 10, 11, 12)

Error in bit 6

corrected 8 bit is:

01011010

b) 10111 0000 110

$C_1(1, 3, 5, 7, 9, 11) = 111001 = 0$
 $C_2(2, 3, 6, 7, 10, 11) = 010011 = 1$
 $C_4(4, 5, 6, 7, 12) = 11000 = 0$
 $C_8(8, 9, 10, 11, 12) = 100110 = 0$

$C = 0010 = 2$

Error in bit-2

no error in data bit

data = (3, 5, 6, 7, 9, 10, 11, 12) = 11000110

c)

10111110100

$C_1(1, 3, 5, 7, 9, 11) = 11110 = 0$
 $C_2(2, 3, 6, 7, 10, 11) = 01110 = 0$
 $C_4(4, 5, 6, 7, 12) = 11110 = 0$
 $C_8(8, 9, 10, 11, 12) = 10100 = 0$



$C = 0000$ No error bit

Data = 11110100

4)

4 Given clock frequency = 80 MHz
 Desired clock frequency = $\frac{1}{50 \times 10^{-9}} = 20 \text{ MHz}$

It can be done by 2 edge triggered T flip flops.



T input to both flip flop is 1
 clock pulse from given clock is given to first flip flop.

Output of Q_1 will change only on the -ve edges of given clock pulse, so it can be seen from the pulse plot that frequency Q_1 will be

half of given clock pulse.

So Q_1 will produce pulse of frequency 40 MHz.

Similarly Q_2 will produce pulse of frequency $20 \text{ MHz} = \frac{40 \text{ MHz}}{2}$

Hence Q_2 is used as a clock, will provide the clock cycle time of 50 ns.

5)

5) a)

1	2	3	4	5	6	7
P_1	P_2	0	P_4	0	1	0

Date: _____

$P_1 = \text{XOR}(3, 5, 7) = 1$

$P_2 = \text{XOR}(3, 6, 7) = 0$

$P_4 = \text{XOR}(5, 6, 7) = 1$

7 bit word: 0101010

b) No error.

$C_1 = \text{XOR}(1, 3, 5, 7) = 0$

$C_4 = \text{XOR}(2, 3, 6, 7) = 0$

$C_2 = \text{XOR}(2, 3, 6, 7) = 0$

c) Error in bit 5:

1	2	3	4	5	6	7
0	1	0	1	1	1	0

$C_1 = \text{XOR}(0, 0, 1, 0) = 1$

$C_4 = \text{XOR}(1, 1, 1, 0) = 1$

$C_2 = \text{XOR}(1, 0, 1, 0) = 0$


$C = 101 \Rightarrow$ Error in bit-5

d) 8 bit word:

1	2	3	4	5	6	7	8
0	1	0	1	0	1	0	1

Error in bit 2 & 5: 00011101

6)



8)

