```
Cpu-exec.c:
   int cpu exec(CPUState *env) {
         Создается TranslationBlock;
         Выполнение сгенерированного кода;
         Если код не сгенерирован, то вызывается
         cpu_exec_nocache(env, insns_left, tb);
   Cpu-exec.c:
   void cpu exec nocache(CPUState *env, int max cycles, TranslationBlock *orig tb) {
         /* generate code */
         tb = tb gen code(env, orig tb->pc, orig tb->cs base, orig tb->flags, max cycles);
         env->current tb = tb;
          /* execute the generated code */
         next tb = tcg gemu tb exec(env, tb->tc ptr);
         /* Restore PC. */
         cpu_pc_from_tb(env, tb);
   Exec.c:
   TranslationBlock *tb gen code(CPUState *env, target ulong pc, target ulong cs base,
                     int flags, int cflags) {
         /* установка указателя на транслируемый код, установка флагов */
         tb->tc_ptr = code_gen_ptr:
         cpu_gen_code(env, tb, &code_gen_size);
         /* add a new TB and link it to the physical page tables. */
         tb_link_page(tb, phys_pc, phys_page2);
   Translate-all.c:
   int cpu gen code(CPUState *env, TranslationBlock *tb, int *gen code size ptr) {
         tcg func start(s);
         gen intermediate code(env, tb);
          /* generate machine code */
         gen_code_size = tcg_gen_code(s, gen_code_buf);
         /* logging for OUT code */
         log_disas(tb->tc_ptr, *gen_code_size_ptr);
search pc = 0
   Target-arm/translate.c:
   void gen intermediate code internal(CPUState *env, TranslationBlock *tb, search pc) {
         Do {
                disas arm insn(env, dc);
         } while (Translation stops when a conditional branch is encountered. Otherwise the
   subsequent code could get translated several times.);
         /* logging IN code */
         log_target_disas(pc_start, dc->pc - pc_start, dc->thumb);
   }
```

```
Target-arm/translate.c:
disas arm insn(CPUState * env, DisasContext *s) {
      int cond, insn, val, op1, i, shift, rm, rs, rn, rd, sh; //parameters
      TCGv tmp, tmp2, tmp3, addr; //temporary regs
      insn = Idl_code(s->pc); //binary instruction
      cond = insn >> 28; //condition
      /* instruction encoding */
      if ((insn & 0x0f900000) == 0x01000000 && (insn & 0x00000090)!= 0x00000090) {
             op1 = (insn >> 21) & 3; //operand
             sh = (insn >> 4) & 0xf; //shift
             rm = insn & 0xf; //dest register = immed value
             switch (sh) {
             case 0x0: /* move program status register encoding*/
              if (op1 & 1) { /* PSR = req msr */
                    tmp = load reg(s, rm); //Create a new tmp, set it to the value of a CPU register.
                    //set PSR function
                    gen_set_psr(s, msr_mask(env, s, (insn >> 16) \& 0xf, i), i, tmp);
              } else { /* reg = PSR mrs */
                    rd = (insn >> 12) & 0xf; //dest register
                    if (op1 & 2) {
                           if (IS_USER(s)) goto illegal_op;
                           tmp = load_cpu_field(spsr); //set name of cpu field = spsr
                    } else {
                           tmp = tcg temp new i32();
                           gen_helper_cpsr_read(tmp); // generate call-function
                    store_reg(s, rd, tmp); //store
              break:
}
```