


## Project 4 Report\_118010202\_LIU Zhixuan

My block diagram:



### Some details

- 1) For Instruction Memory part, the test\_CPU file will give the i\_datain as the instruction
- 2) For Data Memory part, I allocate a fake memory part in CPU2.v file and I initial some DM as follows. (You can also change the initial things in DM if you want).

```
DM[1] = 32'h0000_00ab;
DM[2] = 32'h0000_3c00;
DM[3] = 32'h0000_0001;
DM[4] = 32'h8000_0000;
DM[5] = 32'h0000_0001;
```

- 2) all the control signals for each multiplexer are shown in the following paragraph

i_datain:	aluop:	regDst:	aluSrc:	memToReg:	regWrite:	memRead:	memWrite:	branch:	aluctr			
8c011040:	0:	0:	1:	1:	1:	1:	0:	0:	2	lw	sign ex	
ac011040:	0:	0:	1:	0:	0:	0:	1:	0:	2	sw	sign ex	
00011060:	2:	1:	0:	0:	1:	0:	0:	0:	2	add		
20010001:	0:	0:	1:	0:	1:	0:	0:	0:	2	addi	sign ex	
00011061:	2:	1:	0:	0:	1:	0:	0:	0:	3	addu		
24018000:	0:	0:	1:	0:	1:	0:	0:	0:	3	addiu	sign ex	
000110a2:	2:	1:	0:	0:	1:	0:	0:	0:	6	sub		
000110a3:	2:	1:	0:	0:	1:	0:	0:	0:	7	subu		
000110a4:	2:	1:	0:	0:	1:	0:	0:	0:	0	and		
000110a7:	2:	1:	0:	0:	1:	0:	0:	0:	5	nor		
000110a5:	2:	1:	0:	0:	1:	0:	0:	0:	1	or		
000110a6:	2:	1:	0:	0:	1:	0:	0:	0:	4	xor		
30011000:	0:	0:	1:	0:	1:	0:	0:	0:	0	andi	unsign ex	(uf = 1)
340110a7:	0:	0:	1:	0:	1:	0:	0:	0:	1	ori	unsign ex	(uf = 1)
00011040:	2:	1:	0:	0:	1:	0:	0:	0:	8	sll		
00011044:	2:	1:	0:	0:	1:	0:	0:	0:	8	sllv(sf)		
00011042:	2:	1:	0:	0:	1:	0:	0:	0:	9	srl		
00011046:	2:	1:	0:	0:	1:	0:	0:	0:	9	srlv(sf)		
00011043:	2:	1:	0:	0:	1:	0:	0:	0:	10	sra		
00011047:	2:	1:	0:	0:	1:	0:	0:	0:	10	srav(sf)		
100110a7:	1:	0:	1:	0:	0:	0:	0:	1:	6	beq	sign ex	(beqbneChoose = 0)
140110a7:	0:	0:	1:	0:	0:	0:	0:	1:	11?	bne	sign ex	(beqbneChoose = 1)
000110aa:	2:	1:	0:	0:	1:	0:	0:	0:	12	slt		

- 3) I designed a pipeline stage. More details can be observed directly in test\_CPU.v.
- 4) For Hazards, I deal with branch hazard, as you can see in my figure, I redesigned the block diagram. More details can be seen in test\_CPU5.v
- 5) For each instruction, it can be seen in the remaining test\_CPU files

in this file, you can see a pipeline structure.

```
lw: load DM[1]: 32'h0000_00ab to gr[1]
```

```
lw: load DM[2]: 32'32'h0000_3c00 to gr[2]
```

```
lw: load DM[1]: 32'h0000_00ab to gr[1]
```

lw: load DM[2]: 32'32'h0000\_3c00 to gr[2]

```
sub: gr[1] - gr[2] = gr[3];
```

```
add: gr[1] + gr[2] = gr[3];
```

```
sub: gr[1] - gr[2] = gr[3];
```

```
add: gr[1] + gr[2] = gr[3];
```

```
sub: gr[1] - gr[2] = gr[3];
```

```
add: gr[1] + gr[2] = gr[3];
```

```
sub: gr[1] - gr[2] = gr[3];
```

```
add: gr[1] + gr[2] = gr[3];
```

```
sub: gr[1] - gr[2] = gr[3];
```

```
add: gr[1] + gr[2] = gr[3];
```

```
sub: gr[1] - gr[2] = gr[3];
```

```
add: gr[1] + gr[2] = gr[3];
```

output:

uut.pcf,	uut.d_datain,	aluOutE, neg flag	gr[0]	gr[1]	gr[2]	gr[3]	
xxxxxxxx:	xx:	xxxxxxxx:	x:00000000:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx	
00000000:	00000000000000000000000000000000:	xxxxxxxx:	x:00000000:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx	
00000004:	10001100000000010000000000000001:	00000000:	0:00000000:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx	
00000008:	100011000000010000000000000001:	00000001:	0:00000000:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx	
0000000c:	10001100000000010000000000000001:	00000002:	0:00000000:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx	
00000010:	100011000000010000000000000010:	00000001:	0:00000000:	000000ab:	xxxxxxxx:	xxxxxxxx	lw
00000014:	00000000001000100001100000100010:	00000002:	0:00000000:	000000ab:	00003c00:	xxxxxxxx	lw
00000018:	00000000001000100001100000100000:	ffffc4ab:	1:00000000:	000000ab:	00003c00:	xxxxxxxx	lw
0000001c:	00000000001000100001100000100010:	00003cab:	0:00000000:	000000ab:	00003c00:	xxxxxxxx	lw
00000020:	00000000001000100001100000100000:	ffffc4ab:	1:00000000:	000000ab:	00003c00:	ffffc4ab	sub
00000024:	00000000001000100001100000100010:	00003cab:	0:00000000:	000000ab:	00003c00:	00003cab	add
00000028:	00000000001000100001100000100000:	ffffc4ab:	1:00000000:	000000ab:	00003c00:	ffffc4ab	sub
0000002c:	00000000001000100001100000100010:	00003cab:	0:00000000:	000000ab:	00003c00:	00003cab	add
00000030:	00000000001000100001100000100000:	ffffc4ab:	1:00000000:	000000ab:	00003c00:	ffffc4ab	sub
00000034:	00000000001000100001100000100010:	00003cab:	0:00000000:	000000ab:	00003c00:	00003cab	add
00000038:	00000000001000100001100000100000:	ffffc4ab:	1:00000000:	000000ab:	00003c00:	ffffc4ab	sub
0000003c:	00000000001000100001100000100010:	00003cab:	0:00000000:	000000ab:	00003c00:	00003cab	add
00000040:	00000000001000100001100000100000:	ffffc4ab:	1:00000000:	000000ab:	00003c00:	ffffc4ab	sub

In this file, I test lw, sub, add, addu, subu, and, or, nor, xor, those instructions

```
lw: load DM[1]: 32'h0000_00ab to gr[1]
lw: load DM[2]: 32'h32'h0000_3c00 to gr[2]
lw: load DM[1]: 32'h0000_00ab to gr[1]
lw: load DM[2]: 32'h32'h0000_3c00 to gr[2]
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
addu gr[1] + gr[2] = gr[3];
subu gr[1] - gr[2] = gr[3];
and gr[1] and gr[2]
or gr[1] or gr[2]
nor gr[1] nor gr[2]
xor gr[1] xor gr[2]
sub gr[1] - gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
sub gr[1] - gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
```

output sample

uut.pcf,	uut.d_datain,	aluOutE, neg flag	gr[0]	gr[1]	gr[2]	gr[3]	
xxxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxxxx	x:00000000	xxxxxxxx	xxxxxxxx	xxxxxxxx	
00000000	00000000000000000000000000000000	xxxxxxxx	x:00000000	xxxxxxxx	xxxxxxxx	xxxxxxxx	
00000004	10001100000000010000000000000001	00000000	0:00000000	xxxxxxxx	xxxxxxxx	xxxxxxxx	
00000008	1000110000000010000000000000010	00000001	0:00000001	xxxxxxxx	xxxxxxxx	xxxxxxxx	
0000000c	10001100000000010000000000000001	00000002	0:00000000	xxxxxxxx	xxxxxxxx	xxxxxxxx	
00000010	1000110000000010000000000000010	00000001	0:00000000	000000ab	xxxxxxxx	xxxxxxxx	lw
00000014	00000000001000100001100000100010	00000002	0:00000000	000000ab	00003c00	xxxxxxxx	lw
00000018	00000000001000100001100000100000	ffffc4ab	1:00000000	000000ab	00003c00	xxxxxxxx	lw
0000001c	000000000001000100001100000100001	00003cab	0:00000000	000000ab	00003c00	xxxxxxxx	lw
00000020	000000000001000100001100000100011	00003cab	0:00000000	000000ab	00003c00	ffffc4ab	sub
00000024	000000000001000100001100000100100	ffffc4ab	1:00000000	000000ab	00003c00	00003cab	add
00000028	000000000001000100001100000100101	00000000	0:00000000	000000ab	00003c00	00003cab	addu
0000002c	000000000001000100001100000100111	00003cab	0:00000000	000000ab	00003c00	ffffc4ab	subu
00000030	000000000001000100001100000100110	ffffc354	0:00000000	000000ab	00003c00	00000000	addu
00000034	000000000001000100001100000100010	00003cab	0:00000000	000000ab	00003c00	00003cab	sub
00000038	000000000001000100001100000100000	ffffc4ab	1:00000000	000000ab	00003c00	ffffc354	or
0000003c	00000000001000100001100000100010	00003cab	0:00000000	000000ab	00003c00	00003cab	nor
00000040	000000000001000100001100000100000	ffffc4ab	1:00000000	000000ab	00003c00	ffffc4ab	xor



In this test file, I test addi, addiu, andi, ori, sll, sllv, srl, srlv, sra, srav.

(PS: DM[1],[2],[3],[4] have all been initialed in CPU.v)

```
lw, load DM[1]: 32'h0000_00ab to gr[1]
```

```
lw, load DM[2]: 32'32'h0000_3c00 to gr[2]
```

lw, load DM[3]: 32'h0000\_0001 to gr[4]

lw, load DM[4]: 32'h8000\_0000 to gr[5]

```
addi gr[3] = gr[1] + h 2c00;
```

```
addiu gr[3] = gr[2] + h 00eb;
```

andi gr[1] andi imm

ori gr[1] ori imm

```
sll gr[3] = gr[2] << 3;
```

```
slv gr[3] = gr[2] << gr[4];
```

```
srl gr[3] = gr[2] >> 3;
```

```
slv gr[3] = gr[2] >> gr[4];
```

```
sra gr[3] = gr[5] >> 3;
```

```
srav gr[3] = gr[5] >> gr[4];
```

```
sub gr[1] + gr[2] = gr[3];
```

```
add gr[1] + gr[2] = gr[3];
```

```
sub gr[1] + gr[2] = gr[3];
```

```
add gr[1] + gr[2] = gr[3];
```

output:

[illegible]

in this file I test sw.

```
lw, load DM[1]: 32'h0000_00ab to gr[1]
lw, load DM[2]: 32'32'h0000_3c00 to gr[2]
lw, load DM[3]: 32'h0000_0001 to gr[4]
lw, load DM[4]: 32'h8000_0000 to gr[5]
sw, store gr[0] to DM[4];
lw, load DM[4]: 32'h8000_0000 to gr[3];
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
```

sample output

```

uut.pcf,      uut.d_datain,      aluOutE, neg flag gr[0]  gr[1]   gr[2]   gr[3]   gr[4]   gr[5]
xxxxxxxx:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx:xxxxxxxx:x:00000000:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx
00000000:00000000000000000000000000000000:xxxxxxxx:x:00000000:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx
000000004:10001100000000010000000000000001:00000000:0:00000000:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx
000000008:10001100000000010000000000000010:00000001:0:00000000:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx
00000000c:1000110000000100000000000000011:00000002:0:00000000:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx
000000010:10001100000001010000000000000100:00000003:0:00000000:000000ab:xxxxxxxx:xxxxxxxx:xxxxxxxx:xxxxxxxx |lw
000000014:10101100000000000000000000000100:00000004:0:00000000:000000ab:00003c00:xxxxxxxx:xxxxxxxx:xxxxxxxx |lw
000000018:100011000000000110000000000000100:00000004:0:00000000:000000ab:00003c00:xxxxxxxx:00000001:xxxxxxxx |lw
00000001c:00000000001000100001100000100010:00000004:0:00000000:000000ab:00003c00:xxxxxxxx:00000001:80000000 |lw
000000020:000000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:xxxxxxxx:00000001:80000000 |sw
000000024:00000000001000100001100000100010:00003cab:0:00000000:000000ab:00003c00:00000000:00000001:80000000 |w
000000028:00000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab:00000001:80000000 sub

```

<u>uut.pcf</u>	<u>uut.d datain</u>	<u>aluOut</u>	<u>pcSrcD</u>	<u>gr[0]</u>	<u>gr[1]</u>	<u>gr[2]</u>	<u>gr[3]</u>	<u>gr[4]</u>	<u>gr[5]</u>
xxxxxxx:	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx:	xxxxxxx:	x:00000000	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
00000000:	00000000000000000000000000000000:	xxxxxxx:	0:00000000	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
00000004:	1000110000000001000000000000101:	00000000:	0:00000000	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
00000008:	10001100000000010000000000000010:	00000005:	0:00000000	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
0000000c:	1000110000000100000000000000011:	00000002:	0:00000000	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
00000010:	10001100000001010000000000000100:	00000003:	0:00000000	00000001:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
00000014:	00000000001000100001100000100010:	00000004:	0:00000000	00000001:	00003c00:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx:	xxxxxxxx
00000018:	00000000000100010000110000010000:	fffffc401:	0:00000000	00000001:	00003c00:	xxxxxxxx:	00000001:	xxxxxxxx:	
0000001c:	000000000001000100001100000100010:	00003c01:	0:00000000	00000001:	00003c00:	xxxxxx:	00000001:	80000000	
00000020:	00000000000100010000110000010000:	fffffc401:	0:00000000	00000001:	00003c00:	ffffc401:	00000001:	80000000	
00000024:	00000000000100010000010000000000:	00003c01:	1:00000000	00000001:	00003c00:	00003c01:	00000001:	80000000	add sub add
00004024:	00010100000001001000000000000000:	ffffff001:	1:00000000	00000001:	00003c00:	ffffc401:	00000001:	80000000	
fffe0028:	00010000000001000000000000000000:	ffffff001:	0:00000000	00000001:	00003c00:	00003c01:	00000001:	80000000	
fffe002c:	00010100000100100000000000000000:	ffffff000:	0:00000000	00000001:	00003c00:	00003c01:	00000001:	80000000	
fffe0030:	0000000000000000000010000110000101010:	ffffff000:	0:00000000	00000001:	00003c00:	00003c01:	00000001:	80000000	
fffe0034:	00000000000100000000001100000101010:	00000001:	0:00000000	00000001:	00003c00:	00003c01:	00000001:	80000000	
fffe0038:	000000000001000100001100000100010:	00000000:	0:00000000	00000001:	00003c00:	00003c01:	00000001:	80000000	
fffe003c:	00000000000100010000110000010000:	fffffc401:	0:00000000	00000001:	00003c00:	00000001:	00000001:	80000000	slt v slt x
fffe0040:	000000000001000100001100000100010:	00003c01:	0:00000000	00000001:	00003c00:	00000000:	00000001:	80000000	
fffe0044:	00000000000100010000110000010000:	fffffc401:	0:00000000	00000001:	00003c00:	fffffc401:	00000001:	80000000	sub



=> this test file is designed for j, jal, jr

lw, load DM[2]: 32'32'h0000\_3c00 to gr[2]

lw, load DM[4]: 32'h8000\_0000 to gr[5]

jal: jump

```
sub gr[1] + gr[2] = gr[3];
```

```
sub gr[1] + gr[2] = gr[3];
```

```
add gr[1] + gr[2] = gr[3];
```

[illegible]