
Project 4 Report_118010202_LIU Zhixuan

My block diagram:



Some details

- 1) For Instruction Memory part, the test_CPU file will give the i_datain as the instruction
- 2) For Data Memory part, I allocate a fake memory part in CPU2.v file and I initial some DM as follows. (You can also change the initial things in DM if you want).

```
DM[1] = 32'h0000_00ab;
DM[2] = 32'h0000_3c00;
DM[3] = 32'h0000_0001;
DM[4] = 32'h8000_0000;
DM[5] = 32'h0000_0001;
```

2) all the control signals for each multiplexer are shown in the following paragraph

| | | | | memToReg: | | | | | aluctr | | | |
|-----------|----|----|----|-----------|----|----|----|----|--------|---------|-----------|--------------------|
| 8c011040: | 0: | 0: | 1: | 1: | 1: | 1: | 0: | 0: | 2 | lw | sign ex | |
| ac011040: | 0: | 0: | 1: | 0: | 0: | 0: | 1: | 0: | 2 | sw | sign ex | |
| 00011060: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 2 | add | | |
| 20010001: | 0: | 0: | 1: | 0: | 1: | 0: | 0: | 0: | 2 | addi | sign ex | |
| 00011061: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 3 | addu | | |
| 24018000: | 0: | 0: | 1: | 0: | 1: | 0: | 0: | 0: | 3 | addiu | sign ex | |
| 000110a2: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 6 | sub | | |
| 000110a3: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 7 | subu | | |
| 000110a4: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 0 | and | | |
| 000110a7: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 5 | nor | | |
| 000110a5: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 1 | or | | |
| 000110a6: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 4 | xor | | |
| 30011000: | 0: | 0: | 1: | 0: | 1: | 0: | 0: | 0: | 0 | andi | unsign ex | (uf = 1) |
| 340110a7: | 0: | 0: | 1: | 0: | 1: | 0: | 0: | 0: | 1 | ori | unsign ex | |
| 00011040: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 8 | sll | | |
| 00011044: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 8 | sllv(sf |) | |
| 00011042: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 9 | srl | , | |
| 00011046: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 9 | srlv(sf |) | |
| 00011043: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 10 | sra | , | |
| 00011047: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 10 | srav(sf |) | |
| 100110a7: | 1: | 0: | 1: | 0: | 0: | 0: | 0: | 1: | 6 | beq | sign ex | (begbneChoose = 0) |
| 140110a7: | 0: | 0: | 1: | 0: | 0: | 0: | 0: | 1: | 11? | | sign ex | (begbneChoose = 1) |
| 000110aa: | 2: | 1: | 0: | 0: | 1: | 0: | 0: | 0: | 12 | slt | bign on | (EcqEnconcose 1) |
| occiicaa. | 2. | 1. | 0. | ٠. | 1. | ٥. | ٠. | ٥. | 12 | 510 | | |

- 3) I designed a pipeline stage. More details can been observed directly in test_CPU.v.
- 4) For Hazards, I deal with branch hazard, as you can see in my figure, I redesigned the block diagram. More details can be seen in test_CPU5.v
- 5) For each instruction, it can be seen in the remaining test_CPU files

1. test_CPU.v

```
in this file, you can see a pipeline structure.
```

```
lw: load DM[1]: 32'h0000_00ab to gr[1]
lw: load DM[2]: 32'32'h0000_3c00 to gr[2]
lw: load DM[1]: 32'h0000_00ab to gr[1]
lw: load DM[2]: 32'32'h0000_3c00 to gr[2]
sub: gr[1] - gr[2] = gr[3];
add: gr[1] + gr[2] = gr[3];
sub: gr[1] - gr[2] = gr[3];
add: gr[1] + gr[2] = gr[3];
sub: gr[1] - gr[2] = gr[3];
add: gr[1] + gr[2] = gr[3];
sub: gr[1] - gr[2] = gr[3];
add: gr[1] + gr[2] = gr[3];
sub: gr[1] - gr[2] = gr[3];
add: gr[1] + gr[2] = gr[3];
sub: gr[1] - gr[2] = gr[3];
add: qr[1] + qr[2] = qr[3];
```

output:

```
uut.d datain,
                       aluOutE, neg flag gr[0]
uut.pcf,
                                     gr[1]
                                          gr[2]
                                               gr[3]
       00000018:0000000001000100001100000100000:ffffc4ab:1:00000000:00000ab:00003c00:xxxxxxx
00000020:00000000001000100001100000100000:ffffc4ab:1:00000000:00000ab:00003c00:ffffc4ab
00000024:0000000001000100001100000100010:00003cab:0:00000000:000000ab:00003co0:00003cab
00000028:0000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab
0000002c:0000000001000100001100000100010:00003cab:0:00000000:000000ab:00003c00:00003cab
00000030:00000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab
00000034:0000000001000100001100000100010:00003cab:0:00000000:000000ab:00003c00:00003cab
00000038:0000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab
0000003c:00000000001000100001100000100010:00003cab:0:00000000:00000ab:00003c00:00003cab
00000040:0000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab
```

2. test_CPU2.v

```
In this file, I test lw, sub, add, addu, subu, and, or, nor, xor, those instructions
```

```
lw: load DM[1]: 32'h0000_00ab to gr[1]
lw: load DM[2]: 32'32'h0000_3c00 to gr[2]
lw: load DM[1]: 32'h0000_00ab to gr[1]
lw: load DM[2]: 32'32'h0000_3c00 to gr[2]
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
addu gr[1] + gr[2] = gr[3];
subu gr[1] - gr[2] = gr[3];
and gr[1] and gr[2]
or gr[1] or gr[2]
nor gr[1] nor gr[2]
xor gr[1] xor gr[2]
sub gr[1] - gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
sub gr[1] - gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
```

output sample

```
aluOutE, neg flag gr[0]
uut.pcf,
       uut.d datain,
                                 gr[1]
                                          gr[3]
00000018:0000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:xxxxxxx
0000001c:0000000001000100001100000100001:00003cab:0:00000000:000000ab:00003c00:xxxxxxx
00000024:0000000001000100001100000100100:ffffc4ab:1:00000000:000000ab:00003c00:00003cab
0000002c:0000000001000100001100000100111:00003cab:0:00000000:000000ab:00003c00:ffffc4ab
00000030:00000000001000100001100000110:ffffc354:0:0000000:000000ab:00003c00:00000000
00000034:00000000001000100001100000100010:00003cab:0:00000000:000000ab:00003co0:00003cab
00000038:0000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc354
0000003c:00000000001000100001100000100010:00003cab:0:00000000:000000ab:00003co0:00003cab
00000040:0000000001000100001100000100000:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab
```

lw

w

sub

add

addu

subu

and

nor

3. test_CPU3.v

sub gr[1] + gr[2] = gr[3];add gr[1] + gr[2] = gr[3];

output:

```
In this test file, I test addi, addiu, andi, ori, sll, sllv, srl, srlv, sra, srav.
(PS: DM[1],[2],[3],[4] have all been initialed in CPU.v)
lw, load DM[1]: 32'h0000_00ab to gr[1]
lw, load DM[2]: 32'32'h0000_3c00 to gr[2]
lw, load DM[3]: 32'h0000_0001 to gr[4]
lw, load DM[4]: 32'h8000 0000 to gr[5]
addi gr[3] = gr[1] + h 2c00;
addiu gr[3] = gr[2] + h 00eb;
andi gr[1] andi imm
ori gr[1] ori imm
sll gr[3] = gr[2] << 3;
sllv gr[3] = gr[2] << gr[4];
srl gr[3] = gr[2] >> 3;
sllv gr[3] = gr[2] >> gr[4];
sra gr[3] = gr[5] >> 3;
srav gr[3] = gr[5] >> gr[4];
sub ar[1] + ar[2] = ar[3];
add gr[1] + gr[2] = gr[3];
```

```
aluOutE, neg flag gr[0] gr[1]
uut.pcf,
     uut.d datain,
                        gr[2]
                           gr[3]
                                gr[5]
00000018:001001000100001100000000011101011:00002cab:0:00000000:00000ab:00003c00:xxxxxxxx:00000001:xxxxxxxx
00000024:0000000001000100001100011000000:00003cab:0:00000000:000000ab:00003co0:00003ceb:00000001:80000000
0000002c:0000000001000100001100011000010:00007800:0:00000000:000000ab:00003c00:00003cab:00000001:80000000
00000030:0000000100000100001100000000110:00000780:0:00000000:000000ab:00003c00:0001e000:0000001:80000000
00000040:00000000001000100001100000100000:ffffc4ab:1:00000000:00000ab:00003c00:f0000000:00000001:80000000
00000048:00000000010001000011000001000<u>0</u>0:ffffc4ab:1:00000000:000000ab:00003c00:ffffc4ab:00000001:80000000
```

addiu

andi

ori sll sllv

sra

srav

4. test_CPU4.v

in this file I test sw.

```
lw, load DM[1]: 32'h0000_00ab to gr[1] lw, load DM[2]: 32'32'h0000_3c00 to gr[2] lw, load DM[3]: 32'h0000_0001 to gr[4] lw, load DM[4]: 32'h8000_0000 to gr[5] sw, store gr[0] to DM[4]; lw, load DM[4]: 32'h8000_0000 to gr[3]; sub gr[1] + gr[2] = gr[3]; add gr[1] + gr[2] = gr[3]; sub gr[1] + gr[2] = gr[3]; add gr[1] + gr[2] = gr[3];
```

sample output



5. test_CPU5.v: dealing with **branch hazard**

```
in this file, I test beq, bne ,slt, and I deal with branch hazards.
lw, load DM[5]: 32'h0000\_0001 to gr[1] = 9 gr[1] = 1;
lw, load DM[2]: 32'32'h0000_3c00 to gr[2]
w, load DM[3]: 32'h0000_0001 to gr[4] => gr[4] = 1;
lw, load DM[4]: 32'h8000_0000 to gr[5]
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
beq, gr[1] = gr[4], branch;
bne, gr[0] != gr[4], branch;
beq, gr[0] != gr[4], not branch;
bne, gr[1] = gr[4], not branch;
slt gr[0] < gr[2] => gr[3] = 1;
slt gr[0] > gr[2] => gr[3] = 0;
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
```

sample outpu:

| uut.pcf, | uut.d_datain, | aluOut | pcSrcD gr[0] | gr[1] | gr[2] | gr[3] | gr[4] | gr[5] | |
|--|--|------------------------|-----------------|----------|------------|--|----------|--------------------------|------|
| xxxxxxx:xx | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX | | xx:x:000000000: | | | | | X:XXXXXXXX | |
| 00000004:10 | 001100000000010000000000 | 000101:000000 | 00:0:00000000: | XXXXXXX | (:xxxxxxxx | :xxxxxxxx | :xxxxxxx | x:xxxxxxxx | |
| | 001100000000100000000000 001100000001000000 | | | | | | | x:xxxxxxxx x:xxxxxxxx | |
| | 001100000001010000000000 | | | | | | | | |
| | 000000001000100001100000 00000000100010 | | | | | | | | |
| | 000000001000100001100000 00000000100010 | | | | | The second secon | | | 1.0 |
| 00000024:00 | 616000001001000001000000 | 000000:00003c | 01:1:00000000: | 00000001 | :00003c00 | :00003c01 | :0000000 | 1:80000000 | add |
| THE RESERVE OF THE PARTY OF THE | 01010000000010010000000000000000000000 | | | | | | | | Jub |
| fffe002c:00 | 010100001001000001000000 | 000000:fffff0 | 00:0:06000000: | 00000001 | :00003c00 | :00003c01 | :0000000 | 1:80000000 | CO Y |
| | 000000000000100001100000 000000010000000 | | | | | | | | |
| | 000000001000100001100000 | | | | | the state of the s | | | 0141 |
| | 000000001000100001100000 00000000100010 | | | | | The second secon | | | SLtx |
| fffe0044:00 | 000000001000100001100000 | 1000 <u>0</u> 0:ffffc4 | 01:0:000000000: | 00000001 | :00003c00 | :ffffc401 | :0000000 | 1:80000000 | SUND |

6. test_CPU6.v

```
=> this test file is designed for j, jal, jr
```

```
lw, load DM[5]: 32'h0000_0001 to gr[1] => gr[1] = 1;
lw, load DM[2]: 32'32'h0000_3c00 to gr[2]
lw, load DM[3]: 32'h0000_0001 to gr[4] => gr[4] = 1;
lw, load DM[4]: 32'h8000_0000 to gr[5]
j: jump
jal: jump
jr: jump
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
sub gr[1] + gr[2] = gr[3];
add gr[1] + gr[2] = gr[3];
```

