

Visible Image Watermarking

Digital Design and Logical Synthesis for Electric Computer Engineering

(36113611)

Course Project

Digital High-Level Design

Version 0.1

Revision Log

Rev	Description	Done By	Date
0.1	Initial document	Ariel Moshe, Amit Nagar Halevy	30/11/2020
0.2	Digital Changes Functional Verification	Ariel Moshe, Amit Nagar Halevy	05/12/2020
0.3			

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	1 of 23

Table of Content

1. LIST OF FIGURES.....	3
2. LIST OF TABLES	4
3. VERIFICATION PLAN	5
3.1 General Description	5
3.2 Full System Architecture	6
3.3 Functional Coverage	6
3.4 Functional Checker	7
4. VERIFICATION IMPLEMENTATION	8
4.1 Functional Coverage	8
4.1.1 Functional Description	8
4.1.2 Interface.....	8
4.2 Functional Checker	9
4.2.1 Functional Description	9
4.2.2 Interface.....	9
4.3 Stimulus.....	10
4.3.1 Functional Description	10
4.4 Golden-Model	11
4.4.1 Functional Description	11
4.4.2 Interface.....	11
4.5 Interface & Overall TB.....	12
4.5.1 Functional Description	12
4.5.2 Interface's modports:	12
4.5.3 Block Diagram	12
.5 VERIFICATION RESULTS	13
5.1 Functional Coverage Report.....	14
5.2 Functional Checker Report	15
5.3 Code Coverage Report	15
5.4 Golden Model Comparison.....	17
5.5 Formal Checker.....	23
6. APPENDIX	23
6.1 References	23

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	2 of 23

1. LIST OF FIGURES

Figure 1: Full System Architecture - Top Testbench.	6
Figure 2: Functional Coverage interface.	8
Figure 3: Functional Checker interface.	9
Figure 4: Stimulus interface.	10
Figure 5: Golden-Model interface.	11
Figure 6: Interface's modports.	12
Figure 7: Overall TB block diagram.....	12
Figure 8: Full Report.	13
Figure 9: Functional Coverage Report	14
Figure 10: Functional Checker Report	15
Figure 11: Code Coverage Report ex.1	15
Figure 12: Code Coverage Report ex.2	16
Figure 13: Code Coverage Report ex.3	16
Figure 14: Design works on us (not in MSE table).	18
Figure 15: Watermarked Image 1 Comparison.	18
Figure 16: Watermarked Image 2 Comparison.	19
Figure 17: Watermarked Image 3 Comparison.	19
Figure 18: Watermarked Image 4 Comparison.	20
Figure 19: Watermarked Image 5 Comparison.	20
Figure 20: Watermarked Image 6 Comparison.	21
Figure 21: Watermarked Image 7 Comparison.	21
Figure 22: Watermarked Image 8 Comparison.	22
Figure 23: Watermarked Image 9 Comparison.	22
Figure 24: Watermarked Image 10 Comparison.	23

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	3 of 23

2. LIST OF TABLES

Table 1: Test Plan Functional Coverage.	7
Table 2: Test Plan Functional Checker.	7
Table 3: Mean Squared Errors	17

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	4 of 23

3. VERIFICATION PLAN

3.1 General Description

The top module for testing system design is 'tb_overall', contains all the modules for testing our device under test (DUT).

The 'tb_overall' consist of six main modules as following:

- 1) Interface – contains all the different buses between all the modules and the DUT.
- 2) Stimulus – in charge of inserting input images and parameters into the DUT using AMBA protocol.
- 3) DUT – our device under test - Visible Watermarking.
- 4) Coverage – determines how much functionality of the design has been exercised. Functional assertions are used to check whether each and every corner of the design is explored and functions properly.
- 5) Checker – Checking that values are within an acceptable range, set according to the proper order. In addition, does properties checking (input validity, output validity, etc.)
- 6) Golden Model – compare between the DUT and MATLAB watermarking images result and saves the DUT images in txt file.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	5 of 23

3.2 Full System Architecture




Figure 1: Full System Architecture - Top Testbench.

3.3 Functional Coverage

FUNCTION	EVENT	COVERAGE POINT	BINS	scenario
Reset	Posedge clock	rst	0,1	Standard
Address	Posedge clock	PADDR	Parameters - [0:9] images - [10:2 ^(Amba_Address - 1)]	Standard
PENABLE	Posedge clock	PENABLE	0,1	Standard
PSEL	Posedge clock	PSEL	0,1	Standard
PWRITE	Posedge clock	PWRITE	0,1	Standard

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	6 of 23

PWDATA	Posedge clock	PWDATA	[0:AMBA_Word -1]	Standard
Image_Done	Posedge clock	Image_Done	0,1	Standard
Pixel_Data	Posedge clock	Pixel_Data	[0:255]	Standard
new_pixel	Posedge clock	new_pixel	0,1	Standard
Msize	Posedge clock & PADDR == 4	PWDATA	MsizeLow - [1:10] MsizeMid - [11:49] MsizeHigh - [50:72]	Standard/ Extreme
picture_size	Posedge clock & PADDR == 2	PWDATA	vsmall - [200:300] regular - [0:619] vlarge - [620:720]	Standard/ Extreme
pixel_value	Posedge clock & PADDR > 9	PWDATA	pLOW - [0:40] pMID - [41:214] pHIGH - [215:255]	Standard/ Extreme

Table 1: Test Plan Functional Coverage.

3.4 Functional Checker

Condition	Event	Expected Result	info	Scenario
Reset == 1	Reset	Pixel_Data→0 X	Check Pixel_Data on reset	Standard
new_pixel ==1	new_pixel	Pixel_Data→[0:255]	Check Pixel_Data on new_pixel	Standard
Image_Done == 1	Image_Done	Count == N*N Output image size == Input image size	Check that all pixels received on Image_Done	Standard

Table 2: Test Plan Functional Checker.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	7 of 23

4. VERIFICATION IMPLEMENTATION

4.1 Functional Coverage

4.1.1 Functional Description

Collect data on all DUT port (input/output) and have only input ports. This module composed of different cover groups that arrange signals values in bins. It makes sure that the test covered all standard and extreme scenarios.

4.1.2 Interface




Figure 2: Functional Coverage interface.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	8 of 23

4.2 Functional Checker

4.2.1 Functional Description

Collect data on all DUT port (input/output), have only input ports. This module checks the outputs functionality according to different input, using System Verilog Assertions (SVA). This method gives us a binary answer to the question if the design is functional.

4.2.2 Interface




Figure 3: Functional Checker interface.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	9 of 23

4.3 Stimulus

4.3.1 Functional Description

Only have output ports, that are the input DUT's port.

Inserting input images and parameters into the DUT using AMBA protocol




Figure 4: Stimulus interface.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	10 of 23

4.4 Golden-Model

4.4.1 Functional Description

Only have input ports, that are the output DUT's port.

Compare between the DUT and MATLAB watermarking images result and saves the DUT images in txt file. Calculate Mean Squared Error between the MATLAB Golden-Model and DUT.

4.4.2 Interface




Figure 5: Golden-Model interface.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	11 of 23

4.5 Interface & Overall TB

4.5.1 Functional Description

The top module for testing system design is 'tb_overall', contains all the modules for testing our device under test (DUT), connected by the interface. Same as the verification plan except that the Golden-Model and Compare blocks are combined.

4.5.2 Interface's modports:

```
modport Stimulus (output clk, rst, PADDR, PENABLE, PSEL, PWDATA, PWRITE);
modport Watermark (input clk, rst, PADDR, PENABLE, PSEL, PWDATA, PWRITE, output Image_Done, Pixel_Data, new_pixel);
modport Checker_Coverager (input clk, rst, PADDR, PENABLE, PSEL, PWDATA, PWRITE, Image_Done, Pixel_Data, new_pixel);
modport Goldmodel (input Image_Done, Pixel_Data, new_pixel);
```

Figure 6: Interface's modports.

4.5.3 Block Diagram




Figure 7: Overall TB block diagram.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	12 of 23

5. VERIFICATION RESULTS

Coverage Report Summary Data by file

==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/Checker.sv					==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/block_to_pixel_flow.v				
Enabled Coverage	Bins	Hits	Misses	Coverage	Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	----	-----	-----	----	----	----	-----
Branches	4	4	0	100.00%	Branches	10	10	0	100.00%
Conditions	2	2	0	100.00%	Conditions	1	1	0	100.00%
Statements	7	7	0	100.00%	Statements	23	23	0	100.00%
Toggles	128	58	70	45.31%	Toggles	74	49	25	66.21%
==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/Coverage.sv					==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/control_and_registers_flow.v				
Enabled Coverage	Bins	Hits	Misses	Coverage	Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	----	-----	-----	----	----	----	-----
Statements	4	4	0	100.00%	Branches	29	29	0	100.00%
==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/GoldModel.sv					Conditions	8	8	0	100.00%
Enabled Coverage	Bins	Hits	Misses	Coverage	FSM States	3	3	0	100.00%
-----	----	----	----	-----	FSM Transitions	4	3	1	75.00%
Branches	16	9	7	56.25%	Statements	39	39	0	100.00%
Conditions	7	1	6	14.28%	Toggles	420	275	145	65.47%
Statements	45	37	8	82.22%	==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/equation_implementation_struct.v				
Toggles	526	139	387	26.42%	Enabled Coverage	Bins	Hits	Misses	Coverage
==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/Interface.sv					-----	----	----	----	-----
Enabled Coverage	Bins	Hits	Misses	Coverage	Branches	36	36	0	100.00%
-----	----	----	----	-----	Conditions	24	19	5	79.16%
Toggles	102	90	12	88.23%	Statements	39	39	0	100.00%
==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/Stimulus.sv					Toggles	686	433	253	63.11%
Enabled Coverage	Bins	Hits	Misses	Coverage	==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/power2_flow.v				
-----	----	----	----	-----	Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	8	4	4	50.00%	-----	----	----	----	-----
Conditions	3	0	3	0.00%	Branches	7	7	0	100.00%
Statements	77	70	7	90.90%	Conditions	6	6	0	100.00%
Toggles	648	164	484	25.30%	Statements	8	8	0	100.00%
					Toggles	40	34	6	85.00%
					==== File: C:/Users/amitnag/Desktop/Lab1/Lab1_lib/hdl/visible_watermarking_struct.v				
					Enabled Coverage	Bins	Hits	Misses	Coverage
					-----	----	----	----	-----
					Expressions	3	1	2	33.33%
					Statements	1	1	0	100.00%
					Toggles	332	193	139	58.13%

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 3

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 3

TOTAL ASSERTION COVERAGE: 100.00% ASSERTIONS: 3

Total Coverage By File (code coverage only, filtered view): 73.32%

Figure 8: Full Report.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	13 of 23

5.1 Functional Coverage Report

Covergroups							
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	
/tb_overall/cov		100.00%					
TYPE regular_test		100.00%	100	100.00...			✓
CVP regular_test::reset		100.00%	100	100.00...			✓
CVP regular_test::PENABLE		100.00%	100	100.00...			✓
CVP regular_test::PSEL		100.00%	100	100.00...			✓
CVP regular_test::PWRITE		100.00%	100	100.00...			✓
CVP regular_test::Image_Done		100.00%	100	100.00...			✓
CVP regular_test::Pixel_Data		100.00%	100	100.00...			✓
CVP regular_test::ADDRESS		100.00%	100	100.00...			✓
CVP regular_test::PWDATA		100.00%	100	100.00...			✓
CVP regular_test::new_pixel		100.00%	100	100.00...			✓
INST Vtb_overall/cov/regular_tst		100.00%	100	100.00...			✓
TYPE Msize_test		100.00%	100	100.00...			✓
CVP Msize_test::Msize		100.00%	100	100.00...			✓
INST Vtb_overall/cov/Msize_tst		100.00%	100	100.00...			✓
CVP Msize		100.00%	100	100.00...			✓
bin MsizeLow		8	1	100.00...			✓
bin MsizeMid		1	1	100.00...			✓
bin MsizeHigh		1	1	100.00...			✓
TYPE pixel_value_test		100.00%	100	100.00...			✓
CVP pixel_value_test::pixel		100.00%	100	100.00...			✓
INST Vtb_overall/cov/size_tst		100.00%	100	100.00...			✓
CVP pixel		100.00%	100	100.00...			✓
bin plow		978025	1	100.00...			✓
bin pmid		1905973	1	100.00...			✓
bin phigh		1072698	1	100.00...			✓
INST Vtb_overall/cov/pval_tst		100.00%	100	100.00...			✓
CVP pixel		100.00%	100	100.00...			✓
bin plow		978025	1	100.00...			✓
bin pmid		1905973	1	100.00...			✓
bin phigh		1072698	1	100.00...			✓

Figure 9: Functional Coverage Report

All the checks in the functional coverage report passed 100%, that means that all DUT's ports reached all desired scenarios. For more details look on Table 1 - Test Plan Functional Coverage.

At the initial run, we got on the Msize_test only 66% coverage. The MsizeHigh were 0, meaning we didn't test any block size (M) that was bigger than 50 pixels, so we designed a specific test image with $M = 57$.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	14 of 23

5.2 Functional Checker Report

Cover Directives										
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included
/tb_overall/check/cover_rst_active	SVA	✓	Off	9	1	Unlimited	1	100%		✓
/tb_overall/check/cover_new_pixel_active	SVA	✓	Off	1978347	1	Unlimited	1	100%		✓
/tb_overall/check/cover_Image_Done_active	SVA	✓	Off	8	1	Unlimited	1	100%		✓

Figure 10: Functional Checker Report

All the checks in the functional checker report passed 100%.

During simulations, Image_Done_Active test was incorrect. Therefore, we deduced that not all the pixels of the image received, so we checked the DUT code and notice that there is double reading from the registers at same clock and fixed it.

In addition, new_pixel_active test was incorrect. We got X's outputs instead of number in the range, then we find that there is synchronization problem between the modules.

We used Questasim wave simulation to identify the problem and to find the location of the error in the code.

5.3 Code Coverage Report

The following figures illustrate errors discovered using the code coverage report:




Figure 11: Code Coverage Report ex.1

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	15 of 23

Example of unnecessary ‘if’ statement in the code, thus we removed the second line.




Figure 12: Code Coverage Report ex.2

Example of ‘if’ statement that is always ‘false’ in the code, because these lines only activated when the opening of the input file was unsuccessful.




Figure 13: Code Coverage Report ex.3

All the other lines of code got covered. e.g., in fig.6, the number of hits of Image_Done rising to ‘1’ was 10 as the number of images tested.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	16 of 23

5.4 Golden Model Comparison

The following table shows the result of our design compared to the golden model.

# Image	N	M	Mean Squared Error
1	344	2	0.444438
2	428	4	0.950148
3	228	1	0.484322
4	375	25	0.493724
5	559	1	0.277031
6	603	9	0.509160
7	270	10	0.476571
8	467	1	0.427995
9	222	2	0.506493
10	684	57	0.353748

Table 3: Mean Squared Errors

We chose to check the Mean Squared Error between the design and the golden model images.

$$MSE = \frac{1}{\#Image_pixels} \sum_{i=1}^{\#Image_pixels} (pixel_{DUT} - pixel_{Golden\ Model})^2$$

The MSEs received are below 1, which means that the result is very similar to the golden model result.

The critical part that defines the difference gap between the results is that we use precision of 10^{-3} in the calculations. Furthermore, our design calculates the expression $2^{-(\mu_k - 0.5)^2}$, $0 \leq \mu_k \leq \frac{255}{256}$ for eq.1-2 using constant quantization, that achieve fast calculations and hardware efficiency with minor error.

Human eye test using MATLAB plot of output txt files:

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	17 of 23



Figure 14: Design works on us (not in the MSE table).



Figure 15: Watermarked Image 1 Comparison.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	18 of 23




Figure 16: Watermarked Image 2 Comparison.




Figure 17: Watermarked Image 3 Comparison.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	19 of 23




Figure 18: Watermarked Image 4 Comparison.



Figure 19: Watermarked Image 5 Comparison.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	20 of 23



Figure 20: Watermarked Image 6 Comparison.




Figure 21: Watermarked Image 7 Comparison.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	21 of 23




Figure 22: Watermarked Image 8 Comparison.




Figure 23: Watermarked Image 9 Comparison.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	22 of 23



Figure 24: Watermarked Image 10 Comparison.

As one can see, the differences almost unnoticed for different images and parameters.

5.5 Formal Checker

After compiling each Verilog module, we got '0' Warning.

6. APPENDIX

6.1 References

[1] Amba standard Moodle→Amba Specifications

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Block High Level Design	Digital Design and Logical Synthesis	27, November, 2020	23 of 23