

Experiment name : Implementation of parity generator and checker circuit using X-OR gate and X-NOR gate.

Objectives : To implement parity generator circuit and parity bit checker circuit.

Theory : A parity bit is an extra bit included with a binary message to make the number of 1's either even or odd.

The circuit that generates the parity bit in the transmitter is called a parity generator; the circuit that checks the parity in the receiver is called a parity checker.

Consider a 3-bit message to be transmitted with an odd parity bit. Three input x, y, z constitute the message and the output p be the generated parity bit. The truth table for the odd parity generator is given below:

Three bit message			Parity bit generated
x	y	z	p
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Table-1: Odd parity generation.

The function p we get from table-1,

$$\begin{aligned}
 p &= x'y'z + x'yz + xy'z + xyz' \\
 &= z'(x'y + x'y') + z(x'y + xy') \\
 &= z'(x \odot y) + z(x \oplus y) \\
 &= z'(x \oplus y)' + z(x \oplus y) \\
 &= z \odot (x \oplus y)
 \end{aligned}$$

The three-bit message and the parity bit are transmitted to their destination, where they are applied to a parity checker circuit. The output c of the parity checker circuit should be 1 when an

error occurs i.e when the number of 1's in the four inputs is even. Truth table for the parity checker circuit is given below:

Four bits received				Parity error check
x	y	z	p	c
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Table 2: Odd parity check.

The function C, we get from table - 2:

$$C = x'y'z'p' + x'y'z'p + x'y'z'p' + x'y'z'p + x'y'z'p' + x'y'z'p' + x'y'z'p' + x'y'z'p$$

$$= xy(zp + zp') + x'y'(zp + zp') + xy'(zp' + zp') + x'y(zp' + zp')$$

$$= (x \oplus y)(z \oplus p) + (x \oplus y)(z \oplus p)$$

$$= (x \oplus y)(z \oplus p) + (x \oplus y)'(z \oplus p)'$$


$$= (x \oplus y) \oplus (z \oplus p)$$

$$= x \oplus y \oplus z \oplus p$$

Apparatus required:

- (i) Bread board
- (ii) Connecting wires
- (iii) IC - 7486 for x-OR gate
- (iv) IC - 7404 for NOT gate

Circuit diagram :



(a) 3-bit odd parity generator

(b) 4-bit odd parity checker

Figure-1: Experimental circuit diagrams for parity generation and checking.

Experimental data table : Data table for implementation of parity generator and parity check.

Table-1 : Truth table for odd parity generator

3bit message			odd parity generated
x	y	z	p
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Table-4 : Truth table for odd parity check

Four bits received				Parity error check
x	y	z	P	C
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Results and Discussion : From the table-3, we can see that $P=1$ when the number of 1's in the three bit message is even.

Again from the table-4, we can see that $C=1$, when the number of 1's in the input are even. The output $C=1$ when the all 4-inputs are 1 i.e error occurs.

Precaution :

- ① Connect all the wires properly
- ② IC should be placed properly
- ③ All the gates should use properly.
- ④ Checks all the output very carefully.