

Simplification of Boolean functions:

The Map Method: This method is also known as K-map method. It is graphical method, which consists of 2^n cells for n variables. The adjacent cells differ only in single bit position.

Two- AND Three-variable maps:

	00	01	11	10
W ₀	0000 M ₀	0001 M ₁	0011 M ₃	0010 M ₂
Y ₁	0100 M ₄	0101 M ₅	0111 M ₇	0110 M ₆
Y ₂	1100 M ₁₂	1101 M ₃	1111 M ₁₅	1110 M ₁₄
Y ₃	1000 M ₈	1001 M ₉	1011 M ₁₁	1010 M ₁₀

Using sum of product:

Given, $f(n, y_1, y_2) = n'y_1'z' + n'y_1'z + n'y_1z + n'y_1z'$

	00	01	11	10
0	1	1	0	0
1	1	0	0	1

$$F = 2n'y_1'z' + n'y_1'z + n'y_1z + n'y_1z'$$

Given, $F = A'C + A'B + AB'C + BC$

	00	01	11	10
0	1	1	1	1
1	1	1	1	1

So, $F = C + A'B$

r^{23}

Given f $\frac{\text{Inspection}}{n}$

Process of creating four valued map simplification.

→ One square represents one minterm, giving a term of $\frac{4}{n}$ literals.

→ Two adjacent squares represent a term of $\frac{3}{n}$ literals.

→ Four adjacent squares represent a term of $\frac{2}{n}$ literals.

→ Eight adjacent squares represent a term of one literal.

→ Sixteen adjacent squares represent the function equal to 1.

Given, $F(w, u, y, z) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$

w\ny	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$F = y' + w'z' + wz'$$

$$Ex-3.6 \quad F = A'B'C'D'$$

$$= A'B'C'D' + A'B'C'D' + A'B'C'D' + A'B'C'D' + A'B'C'D' + A'B'C'D'$$

AB		CD		F
		00	01	
00	1	1	1	1
01				1
10				1
11	1	1	1	1

$$F = B'C' + B'D' + A'CD'$$

Product of sum:

$$F(A, B, C, D) = \sum(0, 1, 2, 5, 8, 9, 10)$$

Definition:
 $B'D' + B'C' + A'CD'$

AB		CD		F
		00	01	
00	1	1	0	1
01	0	1	0	0
10	0	0	0	0
11	1	0	1	1

AB		CD		F
		00	01	
00	1	1	0	1
01	0	1	0	0
10	0	0	0	0
11	1	0	1	1


$$F = (A' + B')(C' + D')(B' + D)$$

$$F_p = B'D' + B'C' + A'CD'$$

=


NAND AND NOR Implementation: Digital circuit are more frequently constructed with NAND or NOR gates than with AND or OR gates. NAND and NOR gates are easier to fabricate with electronic components and are the basic gates used in all IC digital logic families.

Symbols of NAND gates:






Two graphic symbols for NAND gates:

Symbols of NOR gates:




$$F = AB + CD + E$$



The rules for obtaining the NAND logic diagram from a Boolean function is as follow:

1. Simplify the function and express it in sum of products.
2. Draw a NAND gate for each product term of the function that has at least two literals. The inputs to each NAND gate are the literals of the term. This constitutes a group of first level gates.
3. Draw a single NAND gate (using AND-invert or invert-OR graphic symbol) in the second level, with the inputs coming from outputs of the first gates.
4. A term with a single literal requires an inverter in the first level or may be complemented and applied as an input to the second level NAND gate.

Ex - 9] $f(x, y, z) = \sum (0, 6)$




x\y	x'z'	x'z	xz'	xz
0	0	1	0	0
1	0	0	0	1

~~$f = x'y$~~
 $f = (x'+y)(x+y') \cdot z'$


$f' = xy + ny + z$

$f = ny'z' + nyz'$

$f' = ny' + n'y + z$



NOR Implementation: $f = (A+B)(C+D) \rightarrow F$



Three ways of implement $f = (A+B)(C+D) \rightarrow F$

Ex-10) $F(u, v, z) = \overline{u}\overline{v}(0; 0)$ using product of sums

$f' = u'v + uv' + v'z$

$F = (u+v')(u'+v)z'$

~~Ex-11) $f = u(v+w) + v(w+z)$~~

$F = (u+v+z)(u'+v'+z')$

(a) $F = (u+v')(u'+v)z'$

(b) $(u+v+z)(u'+v'+z')$

Don't Care Conditions: The don't care condition says that we can use the blank cells of a k-map to make a group of the variables. To make a group of cells, we can use the 'don't care' cell either '0' or '1', and if required, we can also ignore that cell. We mainly use the 'don't care' cell to make a large group of cells.

The 'X' symbol is used to represent the 'don't care' cell in k-map. This cross symbol represents an invalid combination.

Ex-3.12 / $F(w, n, y, z) = \sum(1, 3, 7, 11, 15)$? simplify

This and the don't care conditions:

$$d(w, n, y, z) = \sum(0, 2, 5)$$

Wn $\begin{matrix} y \\ z \end{matrix}$

	00	01	11	10
02	X	1	1	X
01	0	X	1	0
11	0	0	1	0
10	0	0	11	0

Wn $\begin{matrix} y \\ z \end{matrix}$

	00	01	11	10
02	X	1	1	X
01	0	X	1	0
11	0	0	1	0
10	0	0	1	0

$$SOP, F = yz + w'z$$

Combining 0's and X's

$$POS, F = z(w' + y)$$

Combining 0's and X's.

The Tabulation Method: The tabulation method is used to minimize the boolean functions. It simplifies boolean expression into the simplified form using prime implicants. This method is convenient to simplify boolean expressions with more than 4 input variables. It uses an automatic simplification routine.

Determination of prime-implicants: The starting point of the tabulation method is the list of minterms that specifies the function. The first tabular operation is to find the prime-implicants by owing a matching

process. This process compares each minterm with every other minterm. If two minterms differ in only one variable, that variable is removed and a term with one less literal is found. This process is repeated for every minterm until the exhaustive search is completed. The matching process cycle is repeated for those new terms just found. Third and further cycles are continued until a single pass through a cycle yields no further elimination of literals.

Example-3.14] $F(w, u, y, z) = \sum(2, 4, 6, 7, 8, 9, 10, 11, 15)$

(a)	(b)	(c)
$wuyz$		
1 0 0 0 1 ✓	(2, 9) 1 0 0 1	(8, 10, 11) 1 0 - -
4 0 1 0 0 ✓	(4, 6) 0 1 - 0	(8, 9, 10, 11) 1 0 - -
8 1 0 0 0 ✓		
6 0 1 1 0 ✓	(8, 16) 1 0 - 0 ✓	
9 1 0 0 1 ✓	(8, 17) 0 1 0 - ✓	
10 1 0 1 0 ✓		
7 0 1 1 1 ✓	(9, 11) 1 0 - 1 ✓	
11 1 0 1 1 ✓	(10, 11) 1 0 0 1 - ✓	
15 1 1 1 1 -	(7, 15) - 1 1 1	
	(11, 15) 1 - 1 1	

Prime Implicants

Decimal	Binary w n y z	Term
(1,9) 8	1 0 0 1	w'yz'
(4,6) 2	0 1 - 0	w'nz'
(6,7) 1	0 2 1 -	w'ny
(7,15) 8	- 1 1 1	w'nyz
(11,15) 4	1 - 1 1	wyz
(8,10,9,11) (11,2)	1 0 - -	wnz

	2	4	6	7	8	9	10	11	15
$\bar{w}'y'z$	(1,9)	✓				✓			
$\bar{w}'n z'$	(4,6)		✓	✓		0	1	1	
$w'ny$	6,7			✓	✓				
$w'yz$	(7,15)			✓	✓				
wnz	(11,15)							✓	✓
$w'nz$	(8,10,9,11)	✓	✓	✓	✓	✓	✓	✓	✓

$$F = w'yz' + w'nz' + wnz + w'yz$$

We add $w'yz$ in sum simplified terms because 7 and 15 is not included in the other terms.

Ex 3.13) Given, $F = \sum(0, 1, 2, 8, 10, 11, 14, 15)$

Determination of prime implicants

(a)	(b)	(c)
$w' n' y' z'$	$w' n' y' z'$	$w' n' y' z'$
$\cancel{0} \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \checkmark$	$\cancel{(0,1)} \quad 0 \quad 0 \quad 0 \quad -$	$\cancel{(0,2,8,10)} \quad 0 \quad - \quad 0 \quad -$
$1 \quad 0 \quad 0 \quad 0 \quad 1 \checkmark$	$\cancel{(0,2)} \quad 0 \quad 0 \quad - \quad 0 \checkmark$	$\cancel{(0,8,12,16)} \quad 0 \quad - \quad 0 \quad -$
$2 \quad 0 \quad 0 \quad 1 \quad 0 \checkmark$	$\cancel{(0,8)} \quad 0 \quad 0 \quad 0 \quad 0 \checkmark$	$\cancel{(10,11,14,15)} \quad 1 \quad - \quad 1 \quad -$
$8 \quad 1 \quad 0 \quad 0 \quad 0 \checkmark$	$\cancel{(2,10)} \quad - \quad 0 \quad 1 \quad 0 \checkmark$	$\cancel{(10,14,11,15)} \quad 1 \quad - \quad 1 \quad -$
$10 \quad 1 \quad 0 \quad 1 \quad 0 \checkmark$	$\cancel{(8,12)} \quad 1 \quad 0 \quad - \quad 0 \checkmark$	
$12 \quad 1 \quad 0 \quad 1 \quad 1 \checkmark$	$\cancel{(10,11)} \quad 1 \quad 0 \quad 1 \quad -$	
$14 \quad 1 \quad 1 \quad 1 \quad 0 \checkmark$	$\cancel{(10,14)} \quad 1 \quad - \quad 1 \quad 0 \checkmark$	
$15 \quad 1 \quad 1 \quad 1 \quad 1 \checkmark$	$\cancel{(11,15)} \quad 1 \quad - \quad 1 \quad 1 \checkmark$	
	$\cancel{(14,15)} \quad 1 \quad 1 \quad 1 \quad - \checkmark$	

Prime implicants

Decimal	Binary $w' n' y' z'$	Terms
$(0,1) \quad 1$	$0 \quad 0 \quad 0 \quad -$	$w' n' y' z'$
$(0,2,8,10)(2,8)$	$- \quad 0 \quad - \quad 0$	$w' z'$
$(10,11,14,15)(1,4)$	$1 \quad - \quad 1 \quad -$	$w y$

(P) Total Periodicity

Now, let's find the total periodicity, i.e., sum of the periodicities

		0	1	2	8	10	11	14	15
$w_1 n' \gamma'$	(0, 2)	✓	✓	✓	✓	✓	✓	✓	✓
$w_1 z'$	0, 2, 8, 10	✓	✓	✓	✓	✓	✓	✓	✓
w_7	(0, 11, 14, 15)	✓	✓	✓	✓	✓	✓	✓	✓

$$\therefore f = w_1 n' \gamma' + w_1 z' + w_7 \quad (1)$$

Total Periodicity

is 10

so, $f = 10$

Combinational Logic (4)

Combinational Circuits: Combinational circuit is a circuit in which we combine the different logic gates in the circuit. It consists of input variables, logic gates, and output variables.
For example: Encoder, Decoder, multiplexer, and demultiplexer.

Block diagram:




Figure: Block diagram of a combinational circuit.

The n input variables come from external source.
The m output variables go to an external destination.

Design procedure: The design of combinational circuit starts from the verbal outline of the problem and ends in a logic circuit diagram, on a set of Boolean functions from which the logic diagram can be easily obtained.

The procedure involves the following steps:

1. The problem is stated.
2. The number of available input variables and required output variables is determined.
3. The input and output variables are assigned letter symbols.
4. The truth table that defines the required relationships between inputs and outputs is derived.
5. The simplified boolean function for each output is obtained.
6. The logic diagram is drawn.

Adder: Adder is a device that will add together ~~on three~~ two bits and give the result as output.

Half adder: A half adder is a combinational circuit that performs the arithmetic addition of two bits. It consists of two binary inputs such as A and B and two binary output such as S (for sum) and C (for carry). In half adder sum output will be taken from XOR gate, and carry output will be taken from ~~XOR~~ AND gate.

From the truth table, we see that

Table: Truth table for half adder.

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

The simplified boolean functions for the two outputs can be obtained directly from the truth table. The simplified sum of product expression are,

$$S = A'B + AB' = A \oplus B$$

$$C = AB$$




Figure 1: Circuit diagram for a half adder

Full Adder: A full adder is a combinational circuit that performs the arithmetic addition of three bits. It consists of three binary inputs and two binary outputs. The three binary inputs one denoted by A, B, C are

and two binary outputs are denoted by s (for sum) and c_i (for carry). In full adder sum output will be taken from XOR gate and carry output will be taken from OR gate.

From the truth table we see that

Table 02: Truth table for full adder


A	B	C_i	S	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The simplified boolean functions for the two outputs can be obtained directly from the truth table.

The simplified SOP expression are

$$\begin{aligned}
 S &= A'B'C_i + A'B'C_i' + AB'C_i + ABC \\
 &= C_i(AB' + AB) + C_i'(BA'B + AB') \\
 &= C_i(A \oplus B) + C_i'(A \oplus B) \\
 &\Rightarrow A \oplus B \oplus C_i
 \end{aligned}$$

$$\begin{aligned}
 C_o &= A'BC_i + AB'C_i + ABC_i + ABC \\
 &\Rightarrow C_i(A \oplus B) + AB
 \end{aligned}$$



Subtractor: Subtractor is an electronic logic circuit that generates an output which is the subtraction of two binary numbers, the minuend and the number to be subtracted which is called subtrahend. It gives out two outputs, difference and borrow.

Half subtractor: The half subtractor is a combinational circuit which is used to perform subtraction of two bits. It has four inputs, A (minuend) and B_i (subtrahend) and two outputs D (difference) and B_b (borrow). The truth table is shown below:


Table-01: Truth table for half subtractor

A	B _i	D	B _b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

From the above truth table we can find the boolean expression.

$$D = A'B_i + AB'_i \quad (= A \oplus B)$$

$$B_o = A'B_i + A + (\neg A) \cdot B$$



Full subtraction: A full subtractor is a combinational circuit that performs subtraction involving three bits, namely A(minuend), B(subtrahend) and Bin(borrow-in).

It accepts three inputs A, B and Bin, and it produces two outputs: D(difference) and Bout(borrow out). The truth table are shown below:

A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

From the above truth table we can find the boolean expression.

$$D = A'B'Bin + A'B^{\oplus}B'_i + A^{\oplus}B^{\oplus}Bin + ABBin$$

$$= Bin(A \oplus B) + B'_i (A \oplus B)$$

$$\Rightarrow A \oplus B \oplus Bin$$

$$B_{out} = A'B'B_{in} + A'B'B_{in}' + A'B'B_{in} + A'B'B_{in}$$

$$= B_{in}(A \oplus B) + A'B'B_{in}$$




Figure-02: Circuit Diagram for Full adder.

BCD to excess-3 code converter:

BCD stands for Binary coded decimal is a class of binary encodings of decimal numbers where each digit is represented by a ~~fixed~~ ^{four} number of bits.

The excess-3 code can be calculated by adding 3 to each four digit BCD code.

Below is the truth table.

$$58 \rightarrow BCD \rightarrow \underline{0101} \underline{1000}$$

Table-1: Truth table for code conversion example.

Input BCD				(W+Y) + Output Excess-3 code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

We note that four binary variables may have 16 bit combinations, only 10 of which are listed in the truth table. The six bit combinations not listed in the four input variables are don't care combinations.

AB		CD		00	01	11	10
00	0	0	0	0	0	0	0
01	0	1	1	1	1	1	1
11	X	X	X	X	X	X	X
10	1	1	X	X	X	X	X

$$w = A + BC + BD$$

AB		CD		00	01	11	10
00	0	0	0	0	0	0	0
01	1	0	0	1	0	0	0
11	X	X	X	X	X	X	X
10	0	1	1	1	1	1	1

$$x = BC'D' + B'D + B'C$$

AB		CD		00	01	11	10
00	0	0	0	0	0	0	0
01	1	0	1	0	1	0	1
11	X	X	X	X	X	X	X
10	1	1	X	X	X	X	X

$$y_2 = C'D + CD$$

AB		CD		1	0	0	1
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
X	X	X	X	X	X	X	X
1	0	1	X	X	X	X	X

$$z = D'$$

$$Z = D'$$

$$Y = CD + C'D' = CD + (C+D)'$$

$$W = B'C + B'D + BC'D' = B'(C+D) + B(C+D)'$$

$$U = A + BC + BD = A + B(C+D)$$





Figure: Logic diagram for BCD to excess-3 code converter.

Analysis procedure: The analysis of a combinational circuit is somewhat the reverse process. It starts with a logic diagram and culminates with a set of Boolean functions, a truth table, or a verbal explanation of the circuit operation.

$A + B \rightarrow (A + A)(B + A)$

To obtain the output Boolean functions from a logic diagram, proceed as follows:

1. Label with arbitrary symbols all gate outputs that are a function of the input variables. Obtain the Boolean function for each gate.
2. Label with other arbitrary symbols those gates which are a function of input variables and/or previously labeled gates.
3. Repeat the process outlined in step 2 until the outputs of the circuit are obtained.
4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables only.



We notice that the circuit has three binary inputs A, B , and C and two binary outputs F_1 and F_2 . The outputs of various gates are labeled with intermediate symbols. The outputs of gates that are a function of input variables only are

$$(A' + B')(A' + C') = A' + B'C'$$

f_2 , T_1 and T_2 . The Boolean functions for these three outputs are:

$$F_2 = AB + AC + BC$$

$$T_1 = A + B + C$$

$$T_2 = ABC$$

Next we consider outputs of gates which are a function of already defined symbols.

$$T_3 = F_2 T_1$$

$$= F_2 T_1 + ABC$$

$$= F_2' T_1 + ABC$$

$$= (AB + AC + BC)'(A + B + C) + ABC$$

$$= (A' + B')(A' + C') + (B' + C')(A + B + C) + ABC$$

$$= (A' + A'C' + B'C')(AB' + B'C' + AC' + BC') + ABC$$

$$= \cancel{A'B'C} + \cancel{A'BC'} + \cancel{A'B'C'} + \cancel{AB'C'} + \cancel{ABC} + ABC$$

$$= (A'(1+C') + B'C') - (A'(AB))$$

$$= (A' + B'C')(AB' + B'C' + AC' + BC') + ABC$$

$$= (A' + B'C')(AB' + B'C' + AC' + BC') + ABC$$

$$= A'B'C + A'BC' + AB'C' + ABC$$

The derivation of the truth table for the circuit is a straight forward process once the output boolean functions are known. To obtain the

Truth table directly from the boolean function logic diagram without going through the derivations of the boolean functions, proceed as follows:

1. Determine the number of input variables to the circuit. For n inputs, form the 2^n possible input combinations of 1's and 0's by listing the binary numbers from 0 to $2^n - 1$.

Page 131

Defining each of the combinations by variables which you choose after knowing a set of requirements. Making combinations of variables as per our own knowledge, for example, if there are two inputs then the combinations will be A and B , and so on.

The following is an example worked out for a full adder. In this case, three inputs are given, namely, summand, augend, and addend, along with one carry-in input. The output of the circuit is the sum and the carry-out.




The top we require to get the signal whose combination satisfies

4-7 Multilevel NAND Circuit: Combinational

Circuits are more frequently constructed with NAND and NOR gates rather than AND and OR gates. NAND and NOR gates are more common from the hardware point of view because they are ~~not~~ readily available in ~~the~~ integrated circuit form.

Universal gate: The NAND gate is said to available if it be a universal gate because any digital system can be implemented with it. Combinational circuits and sequential circuits as well can be constructed with this gate.

Any boolean function can be implemented with NAND gates. We need only show that the logical operation, AND, OR and NOT can be implemented with a NAND gate.



Implementation of AND, OR and NOT gate operations with NAND gates.

Boolean function implementation - Block diagram method


The implementation of Boolean functions with NAND gates may be obtained by means of a simple block diagram manipulation technique. Procedure are as follows:

1. From the given algebraic expression, draw the logic diagram with AND OR and NOT gates. Assume that both the normal and complement inputs are available.
2. Draw ~~the~~ a second logic diagram with the equivalent NAND logic for each AND, OR and NOT gate.
3. Remove any two cascaded inverters from the diagram. Since double inversion does not perform a logic function. Remove inverters connected to single external inputs and complement the corresponding input variables.



The new logic diagram obtained is the required NAND gate implementation.

$$B \oplus C' F = A(B + C'D) + BC'D$$


using this method leads to multiple stages and




so we can implement this logic using a single AND gate followed by an OR gate.



substituting equivalent NAND functions



~~Ex:~~ $F \Leftrightarrow (A+B')(C'D+E)$



~~so~~ $A \rightarrow$ ~~AND~~ $B' \rightarrow$ ~~AND~~

~~AND~~ $C \rightarrow$ ~~OR~~ $D \rightarrow$ ~~AND~~

~~AND~~ $E \rightarrow$ ~~AND~~

$A \rightarrow$ ~~OR~~ $B' \rightarrow$ ~~OR~~

$C \rightarrow$ ~~OR~~ $D \rightarrow$ ~~OR~~

$E \rightarrow$ ~~OR~~

$A' \rightarrow$ ~~OR~~ $B' \rightarrow$ ~~OR~~

$(E(CD))' \rightarrow$ $(E'(CD))(AB)'$

$(E'(CD))' \oplus A'B'$

$(E''+CD)(A+B')$

$(E'+CD)(A+B')$

$(E'+CD)(A+B')$

$(E'+CD)(A+B')$


$(E'+CD)(A+B')$

$(E'+CD)(A+B')$

Block diagram transformation: It is sometimes convenient to convert a NAND logic diagram to its equivalent AND-OR logic diagram to facilitate analysis procedure.

For this, ~~symbol~~ AND-invert to invert-OR in alternative levels of gate. The first level to be changed to an invert-OR symbol should be the last level. These changes produce pairs of circled circles along the same line, and this can be removed since they represent double complementation.

A one-input AND or OR with a circle in the input or output is changed to an inverter circuit.



Universal Gate: The NOR Gate is universal gate because any boolean function can be implemented with it, including a flip flop circuit.

The conversion of AND, OR and NOT to NOR is shown in figure:








Figure: Implementation of AND, OR and NOT using NOR gate.

The block diagram procedure for implementing Boolean function with NOR gates is similar to the procedure outlined in the previous section for NAND gates.




1. Draw the AND-OR logic diagram from the given algebraic expression. Assume that both normal and the complement inputs are available.
2. Draw a second logic diagram with equivalent NOR logic, substituted for each AND, OR and NOT gate.
3. Remove pairs of cascaded inverters from the diagram. Remove inverters connected to single external inputs and complement to the corresponding input variable.

$$Ex: F = A(B+C'D) + BC'$$



Block diagram Transformations: The conversion of a NOR logic diagram to an AND-OR diagram is achieved through a change in symbols from OR-invert to invert-AND starting from the last level and in alternative levels.

A one input AND or OR gate is removed but if it has a small circle at the input or output, it is converted into an inverter.



Q. 9] Exclusive-OR and Equivalence

Equivalence function:

Exclusive-OR and Equivalence denoted by \oplus and \odot respectively.

Binary operation, $x \oplus y = x \neq y$

~~($x \oplus y$) and ($x \odot y$) is inverse of each other~~

But, $(x \oplus y \oplus z) \oplus (x \odot y \odot z)$

x	y	z	$x \oplus y$	$x \oplus y \oplus z$	$x \odot y$	$x \odot y \odot z$
0	0	0	0	0	1	0
0	0	1	0	1	1	1
0	1	0	1	1	0	1
0	1	1	1	0	0	0
1	0	0	1	1	0	1
1	0	1	1	0	0	0
1	1	0	0	0	1	0
1	1	1	0	1	1	1

Parity Bit: A parity bit is an extra bit included with a binary message to make the number of 1's either even or odd. The message including the parity bit, is transmitted and then checked at the receiving end for errors.

Parity generation: The circuit that checks the parity in the receiver is called a parity checker.

The circuit that generates the parity bit in the transmitter is called a parity generator.

Example: Consider a three bit message to be transmitted with an odd parity bit. Shown in table below.

Table: Odd-parity generation

Three-bit message			Parity bit generated
x	y	z	p
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

equation of p,

$$\begin{aligned}
 &= x'y'z' + x'yz + xy'z + xyz \\
 &= x'(y \oplus z) + x(y \oplus z) \\
 &= x'(y \oplus z) + x(y \oplus z)' \\
 &= x \oplus (y \oplus z) \\
 &\text{OR} \\
 &= z'(x'y + xy) + z(xy + xz) \\
 &= z(x \oplus y) + z(x \oplus z) \\
 &= z \oplus (x \oplus y) + z(x \oplus z) \\
 &= (x \oplus y) \oplus z
 \end{aligned}$$

Let us consider a 3-bit string A of bits x_1, x_2, x_3 to be transmitted to another station. To generate a 3-bit parity generation, we add one parity bit P to the message. So the total bits transmitted will be x_1, x_2, x_3, P .

Parity Checking: Three bits message and the parity bit are transmitted to their destination, where they are applied to a parity-checker circuit. An error occurs during transmission if the parity of four bit received is even, since the binary information transmitted was originally odd. The output of parity checker should be a 1 when an error occurs, otherwise '0'.

Table: Truth table for odd parity checker circuit.

Four bit received $x_1 \ x_2 \ x_3 \ P$	Parity error check C
0 0 0 0	1
0 0 0 1	0
0 0 1 0	0
0 0 1 1	1
0 1 0 0	0
0 1 0 1	1
0 1 1 0	1
0 1 1 1	0
1 0 0 0	0
1 0 0 1	1
1 0 1 0	1
1 0 1 1	0
1 1 0 0	1
1 1 0 1	0
1 1 1 0	0
1 1 1 1	1

(The digital logic behind)

odd parity

From the truth table we see that the function for C consists of the eight minterms with numerical values having an even number of 0's. So the function can be expressed as, $C = \bar{X} \oplus Y \oplus Z \oplus P$




figure: 8 bit parity odd-parity checker

similar to figure 10.10
and same logic as the above
but with difference that
there is a feedback path from output to input
which is a good way to implement

n	y	z	p	odd	even	out
0	0	1	0	0000	1111	0
1	1	1	1	1111	0000	1
2	1	0	1	1010	0101	1
3	0	1	1	0101	1010	1
4	0	0	0	0000	1111	0
5	1	0	0	1000	0111	1
6	0	1	0	0111	1000	1
7	1	1	0	1111	0000	1