Experiment name: Implementation of parity generators and checker circuit circuit using x-or gate and x-NOR gate.

Objectives. To implement parity generators circuit and parity bit checker circuit.

Theory: A parity bit is an extra bit included with a binary message to make the number of 1's either even and or odd.

The circuit that generates the parity bit in the transmitter is called a parity generator; the circuit that checks the parity in the recirever is called a parity checker.

Consider a 3-bit message to be transmitted with an odd parity bit. Three
input n, y, z constitute the message and
the output P be the generated parity
bit. The toruth table for the odd parity
generator is given below:

Thosee I	oit mes	Parity bit gene	
X	B	Ŋ	P
0	0	0	
_ 0	0	1	0
. 0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	6	
1		١	0

Table-1: Odd parity generation. The function P we get from table-1,

$$P = x'y'z + x'yz + xy'z + xyz' = z'(xy + xy') + z(xy + xy')$$

$$= z'(xy + x'y') + z(xy + xy')$$

The three-bit message and the parity bit are transmitted to their destination, where they are applied to a parity checker circuit. The output C of the parity checker checker circuit should be I when an

error occurs i.e when the number of 1's in the four inputs is even. Truth table for the pairity checker circuit is given below:

Four k	oits no	Parity ercrost check		
7	14	12	P	Check
0	0	0	0	1
0	0	0	1 "	0
0	0	. 1	0	0
0	0	1	. 1	1
0	1	0	0	0
0	1	0	ه ۱	1
0	I	l	0	
0	1	1	1	0
1	0	0	0	0
1	Ö	0	1	
1	0	1	O	1
1	0	1	1	0
1	1	O	0	1 .
1	1	O	1	0
1	٦	, 1	0	0
1	40	, , , ,	1, 1,	1

Table 2: odd parcity check.

The function C, we get from table - 2:

C=x1/2/P+x1/2P+x1/2/P+x1/2/P + 24'2P'+ 245'P'+ 245 P

= 27 (2P+2'P') +24' (2P+2'P')+24' (2P+2'P) + x17(ZP4 ZP)

= (x01) (ZOP) + (xA7) (ZAP)

= (x0x) (20p) + (x0x) (20p)

= (x07)0(20P)

= 201020P

Apparatus required.


OBread board

(11) Connecting wines

(11) IC - 7486 for X-OF gate

(IV) IC- 7404 for NOT gode

Circuit diagram .






Figure-1: Experimental circuit diagrams for parity generation and checking.

Experimental data table: Data table for implementation of parity generators and parity check.

Table-1: Truth table for odd parity generator

3-bit	messag	add parity generated	
X	7	2	P
0	0	0	1
0	Ó	1	0
. 0	t	0	0
0		1	1
1	0	0	0
. 1	0	1	1
1	t	0	1
(* <u>.</u>		1	. 0

Table-4: Truth table for odd parity check

Four	l bits	Parity emost		
~	Y	2	B	C
0	0	0	0	1
O	0	0		0
0	0	1	0	O
0	0	1	1	Ĭ
0	1, 1,	0	0	0
0	1	0	1	i
0		. 1	0	1
0	1: 2	1. L.	t	0
S. A.	0	0	0	۵
e stall	0	0	l	1
. 1	0		0	
1	0		l	O
الم		0	0	
	- 1	0	ľ	0
1			Ö	0
1	1		1	

Pesuts and Discussion. From the table-3, we can see that P=1 when the number of 1's in the three bit message is

Again from the table-4. We can see that c=1. When the number of 1's in the input are even. The output c=1 when the all is 4-inputs are 1 is extrost occurs.

Prrecaution:

- 1) Connets at the wires properly
- 1) IC should be placed properly
- M All the gates should use properly.
- (Checks all the output very carefully