

Chapter 1

Binary Systems

- Define digital Electronics. Write the advantages and disadvantages of digital Electronics.

Digital Electronics is the sub-branch of ~~elements~~ electronics that deals with digital signals for processing and controlling various systems and sub-systems. In various applications like sensors and actuators, usage of digital electronics is increasing extensively. In digital electronics, we facilitate two state or binary logic. There are two logic states including "0" (low) and "1" (high).


Advantages of digital electronics:

- (1) Digital Electronics circuits are relatively easy to design.
- (2) It has higher precision rate in terms of accuracy.
- (3) Transmitted signals are not lost over long distance.
- (4) Digital ~~systems~~ signals can be stored easily.
- (5) Digital Electronics is more immune to "error" and "noise" than analog.
- (6) The voltage at any point in a digital circuit can be either high or low, hence there is less chance of confusion.

Disadvantages of Digital Electronics:

The real world is analog in nature, all quantities like light, temperature, sound etc. Digital systems have to convert a continuous signal to a discrete one, which introduces small quantization errors. In order to reduce quantization errors, a large amount of data must be stored in digital circuits, so the digital circuits only work with digital signals, so the process requires encoders and decoders. This increases the cost of the equipment.

Number system: In digital Electronics, a number system allows the information on values to be represented in the form of digits. Basically, a number system helps in representing the data within a computer.



Radix: The number of independent digits used in the number system is known as Radix or Base of the number system.

Decimal \rightarrow 10 radix

Binary \rightarrow 2 radix

Octal \rightarrow 8 radix

Hexadecimal \rightarrow 16 "

Bit: A bit is a binary digit, the smallest increment of data on a computer. A bit can hold only one of two values : 0 or 1, corresponding to the electrical values of off and on state respectively.

Byte: Byte, the basic unit of information in computer storage and processing. A byte consists of 8 adjacent binary digits (bit) each of which consists of a 0 or 1.

Difference between Digital and Analog Electronics:

Analog	Digital
Analog Electronics is the branch of electronics which deals with the study of systems with analog system.	Digital Electronics is the branch of electronics that deals with the study of systems with digital signals.
Involves the use of continuous time signals.	uses discrete-time signals or two state signals.
uses passive circuit components like resistors, capacitor etc.	uses active elements only.
Analog Electronic systems consume more power.	Digital Electronics systems consume comparatively less power.
Analog Electronics have some power loss.	There is no power loss in case of digital electronics.
High noise and distortion	low noise and distortion.
Fm radios, telephone, TVs	automation, digital watches.

Binary Logic: Binary logic is a set of rules for dealing with logical arguments that must be true or false. Binary logic is used to describe, in a mathematical way, the manipulation and processing of binary information.

Truth Table: A truth table is a tabular representation of all the combinations of values for inputs and their corresponding outputs. It is basically used to check whether the propositional expression is true or false.

Binary numbers: Binary is a base-2 number system representing numbers using a pattern of ones and zeros.

The decimal equivalent of the binary number $(11010.11)_2$ is 26.75.

$$(11010.11)_2 = 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2}$$
$$= 16 + 8 + 2 + 0.5 + 0.25$$
$$= 26.75$$

An example of base-5 number is

$$(4021.2)_5 = 4 \times 5^3 + 0 \times 5^2 + 2 \times 5^1 + 1 \times 5^0 + 2 \times 5^{-1}$$

$$= 500 + 10 + 1 + 0.4$$

$$= (511.4)_{10}$$

An example of a hexadecimal number is

$$\begin{aligned}(B65F)_{16} &= 11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 16^0 \\&= 11 \times 45056 + 6 \times 256 + 5 \times 16 + 15 \\&= (46687)_{10}\end{aligned}$$

Number Base conversion:

Number system conversion deals with the operations to change the base of the numbers. For example, to change a decimal number with base 10 to binary number with base 2.

Conversion from decimal to binary:

Example 1.1

$$\begin{array}{r} 2 | 41 \\ 2 | 20 - 1 \\ 2 | 10 - 0 \\ 2 | 5 - 0 \\ 2 | 2 - 1 \\ 2 | 1 - 0 \\ 0 - 1 \end{array}$$

$$\therefore (41)_{10} = (101001)_2$$

Example 1.3: Convert $(0.6875)_{10}$ to binary

$$0.6875 \times 2 = \text{Integer part fraction coefficient}$$

$$1 + 0.375 \quad a_1 = 1$$

$$0.375 \times 2 = 0 + 0.75 \quad a_2 = 0$$

$$0.75 \times 2 = 1 + 0.5 \quad a_3 = 1$$

$$0.5 \times 2 = 1 + 0.0 \quad a_4 = 1$$

$$\therefore (0.6875)_{10} = (0.1011)_2$$

Example 1-2: Decimal to Octal

$$\begin{array}{r} 153 \\ \hline 8 | 19 \quad 1 \\ 8 | 2 \quad 3 \\ \hline 0 \quad 2 \end{array}$$

$$\therefore (153)_{10} = (231)_8$$

Example 1-4: Convert $(0.513)_{10}$ to octal

$$0.513 \times 8 = 4.104$$

$$0.104 \times 8 = 0.832$$

$$0.832 \times 8 = 6.656$$

$$0.656 \times 8 = 5.248$$

$$0.248 \times 8 = 1.984$$

$$0.984 \times 8 = 7.872$$

The answer, to seven significant figure is obtained from the integer part of the products :

$$(0.513)_{10} = (0.406517\ldots)_8$$

□ Octal and Hexadecimal numbers :

$$\begin{array}{ccccccccc} 10 & 120 & 001 & 101 & 011 & 111 & 100,000 & 110 \\ 2 & 6 & 1 & 5 & 3 & 7 & 4 & 8 & 6 \end{array}$$

$$= (26153.7406)_8$$

binary to hexadecimal

$$(10\ 1100\ 0110\ 1011.1111\ 0010)_2 = (2C6B.F^2)_{16}$$

2 C 6 F
2 C 6 F

Octal to binary

$$(673.124)_8 = (110111011.001010100)_2$$

Hexadecimal to binary

$$(306.D)_{16} = (001100000110.1101)_2$$

Complements: In number representation techniques, the binary complement is used for representing the negative decimal number in binary form. Different types of complement are possible of the binary number, but 1's and 2's complements are mostly used for binary numbers.

1's complement: We can find the 1's complement of the binary number by simply inverting the given number.

$$11010.1101 \text{ of 1's complement} \rightarrow 00101.0010$$

2's complement: ভাগদিকের দ্বা আকাল ব্যবস্থারে। প্রথম + অদ্বিতীয় মানের সংখ্যার অবস্থার কার্যক্রম দ্বিতীয় ক্ষেত্র।

$$1000 \rightarrow 1111$$

$$0100 \rightarrow 1011$$

$$1100 \rightarrow 0011$$

$$1111 \rightarrow 0001$$

The n's complement:

If n is the base system of the number system, then there are two types of complements that are possible.

The n 's complement is known as Radix complement.

Given a positive number N in base n with an integer part of n digits, the n 's complement of N is defined as $n^n - N$ for $N \neq 0$.

The n 's complement of a number exists for any base n (n greater than but not equal to 1) and may be obtained. The examples we use numbers with $n=10$ (decimal) and $n=2$ (binary).

The 10's complement of $(52520)_{10}$ is $10^5 - 52520 = 47480$

The 10's complement of $(0.3267)_{10}$ is $10^0 - 0.3267 = 0.6733$

The 10's complement of $(25.639)_{10}$ is $= 10^2 - 25.639 = 74.361$

The 2's complement of $(101100)_2$ is $(2^6)_{10} - (101100)_2$

$$\begin{aligned}
 &= (64)_{10} - (101100)_2 \\
 &= (1000000_2 - 101100)_2 \\
 &= \underline{\underline{0000100}} \quad \underline{\underline{001100}}
 \end{aligned}$$

The 2's complement of $(0.0110)_2$ is $1 - 0.0110$

$$= 0.1010$$

$$011 \leftarrow 0100$$

$$1011 \leftarrow 1100$$

$$1001 \leftarrow 1110$$

The $(n-1)$'s complement:

$(n-1)$'s complement is known as Diminished Radix complement. Given a positive number N in base n with an integer part of n digits and a fraction part of m digits, the $(n-1)$'s complement of N defined as $n^n - n^m - N$.

The 9's complement of a decimal number is formed simply by subtracting every digit from 9. The 1's complement of a binary number is even simpler to form: the 1's are changed to 0's and the 0's to 1's. Since the $(n-1)$'s complement is very easily obtained, it is sometimes convenient to use it when 9's complement is desired. The 9's complement can be obtained from the $(n-1)$'s complement after the addition of n^m to the least significant digit.

The 9's complement of $(52520)_{10}$ is $10^5 - 1 - 52520 = 47479$

$$\begin{aligned}\text{The 9's complement of } (0.3267)_{10} \text{ is } & 1 - 10^{-4} - 0.3267 \\ & = 0.9999 - 0.3267 \\ & = 0.6732\end{aligned}$$

The 9's complement of $(25.639)_{10}$ is $10^2 - 10^{-3} - 25.639$

$$\begin{aligned}& = 100 - 0.001 - 25.639 \\ & = 74.36\end{aligned}$$

$$\begin{aligned}\text{The 1's complement of } (10110)_2 \text{ is } & (2^6 - 1)_{10} - (10110)_2 \\ & = (63 - 10110)_2 \\ & = 11111 - 10110_2 \\ & = 010011\end{aligned}$$

$$\begin{aligned}
 \text{The } 1\text{'s complement of } (0.0110)_2 \text{ is } & 1 - 2 = 0.0110 \\
 & = (0.1111 - 0.0110) \\
 & = 0.1001
 \end{aligned}$$

$10^{\text{'s complement}}$:

জানাইকে ০ যাকলা বাঁজ মাত্র, তাপড় পথের জায়া + $10^{\text{'s complement}}$ বালি
স্থানে ১৭ ঘেঁজে বাদ

$2^{\text{'s complement}}$:

জানাইকে ০ যাকলা বাঁজ মাত্র । পথের + অপরিবর্তিত যাকার
সারগুরু অবগুলো জায়া পরিবর্তিত করে

$9^{\text{'s complement}}$:

যা যাকরে ডেব ৭ ঘেঁজে বাদ

$1^{\text{'s complement}}$
বিদ্রীত

Subtraction:

$10^{\text{'s complement}}$

carry end - যাকলা carry end বাট যাযাকে সার্কুলেট
carry end না যাকলা - ($10^{\text{'s complement}}$)

$2^{\text{'s complement}}$

$m - N$

First N কে $2^{\text{'s complement}}$ কর্তৃত কর

$m + N$

carry end - যাকলা carry end বাট - মা আবে এক
carry end না যাকলা
- ($2^{\text{'s complement}}$)

9's complement
 can end multiplied with them or some.

if no carry end
 $-(\text{Ans } 9\text{'s complement})$

1's complement
 carry end \rightarrow subtract Answer + 1
 carry end \rightarrow subtract $-(1\text{'s complement ans})$

Subtraction with n's complements:

The subtraction of two positive numbers $(M-N)$, both of base n , may be done as follows:

1. Add the minuend M to the n 's complement of the subtrahend
2. Inspect the result obtained in step-1 for an end carry:
 - (a) If an end carry occurs, discard it.
 - (b) If an end carry does not occur, take the n 's complement of the number obtained in step-1 and place a negative sign in front.

Example 1.5

Using 10's complement, subtract $72532 - 3250$

$$m = 72532$$

$$n = 03250$$

10's complement of $n = 96750$

$$\begin{array}{r}
 \text{Now } \quad 72532 \\
 + 96750 \\
 \hline
 69282
 \end{array}$$

end carry $\rightarrow +$

\therefore Answer 69282

Example 1.6 : Subtract $(3250 - 72532)$

$$m = 03250$$

$$n = 72532$$

10's complement of $n = 27468$

$$\begin{array}{r}
 \text{Now } \quad 03250 \\
 + 27468 \\
 \hline
 30718
 \end{array}$$

no carry

$\therefore -(69282) = -(10's \text{ complement of } 30718)$

Example 1-7: Using 2's complement $N = 1100$

$m = 1010100$

$N = 1000100$

2's complement of $N = 0111100$

Now

$$\begin{array}{r}
 1010100 \\
 +0111100 \\
 \hline
 1000000
 \end{array}$$

no carry → 1000000

Answer: 10000

(b)

$m = 1000100$

$N = 1010100$

2's complement of $N = 0101100$

Now,

$$\begin{array}{r}
 1000100 \\
 +0101100 \\
 \hline
 1100000
 \end{array}$$

no carry → 1100000

\therefore - (2's complement of 1100000) is 000000

$-(10000)$

$$\begin{array}{r}
 10000 \\
 +10000 \\
 \hline
 00000
 \end{array}$$

Subtraction with $(n-1)$'s complement

The subtraction of $m-N$, both positive numbers in base n , may be calculated in the following manner.

1. Add the minuend to the $(n-1)$'s complement of the subtrahend N .
2. Inspect the result obtained in step 1 for an end carry
 - (a) If an end carry occurs, add 1 to the least significant digit (end-around carry)
 - (b) If an end carry does not occur, take the $(n-1)$'s complement of the number obtained in step 1 and place a negative sign in front of it.

Example 1.8

$$(a) \begin{array}{r} m = 72532 \\ N = 03250 \end{array}$$

$$9\text{'s complement of } N = 96749$$

Now

$$\begin{array}{r} 72532 \\ + 96749 \\ \hline 69281 \\ + 1 \\ \hline 69282 \end{array} \quad \text{(00001)}$$

End-around carry

$$(1) \quad m = 03250$$

$$N = 72532$$

9's complement of $N = 27467$

Now,

03250	
27467	
no carry	
30717	

$$\therefore -(\text{9's complement of } 30717) = -(69282)$$

$$(2) \quad m = 1010100$$

$$N = 1000100$$

1's complement of $N = 1101100$

Now,

1010100	
1101100	
+	
0010000	

$$(3) \quad M = 1000100$$

$$N = 1010100$$

1's complement of $N = 0101011$

Now

$$1000100$$

$$0101011$$

$$-----$$

$$1101111$$

$$\therefore -(\text{1's complement of } 1101111)$$

$$= -0010000$$

$$= -10000$$

Comparison between 1's and 2's complements:

A comparison between 1's and 2's complements means the advantages and disadvantages of each. In case of 1's complement it is easy to change 0's into 1's and 1's into 0's. The implementation of the 2's complement may be obtained in two ways. (1) by adding 1 to the least significant digit of the 1's complement and (2) by leaving all leading 0's in the complement and (2) by leaving all leading 0's in the least significant positions and the first + unchanged and only then changing all 1's into 0's and all 0's into 1's. During subtraction of two numbers by complements, the 2's complement is advantageous in that only one arithmetic addition operation is required. The 1's complement requires two arithmetic additions when an end around carry occurs.

The 1's complement has the additional disadvantage of possessing two arithmetic zeros: one with all 0's and one with all 1's. To illustrate this let consider the subtraction of two equal binary numbers $+100 - 1100 = 0$

using 1's complement

$$\begin{array}{r} 1100 \\ 0011 \\ \hline 1011 \end{array}$$

$$\therefore -0000$$

to illustrate the subtraction
001000 + 110100 = 000000
001000
110100

000000

using 2's complement

$$\begin{array}{r} 1100 \\ 0100 \\ \hline 10000 \end{array}$$

while the 2's complement has only one arithmetic zero, the 1's complement zero can be positive or negative, which may complicate matters.

1's complement is useful in logical manipulations, since the change of 1's The 2's complement is used only in conjunction with arithmetic applications.

Binary codes: Binary is a base-2 number system representing numbers using a pattern of ones and zeros.

Decimal code: A decimal is a number that consists of a whole and a fractional part. Decimal codes are 10 based number system lies between 0 to 9.

BCD: Binary coded Decimal or BCD is the process for converting decimal numbers into their binary equivalents. The BCD is a straight assignment of the binary equivalent


Binary storage: The digital system must be able to physically store some information. When discrete elements of information are represented in binary form, the information storage medium must contain binary storage elements for storing individual bits.

Registers: A register is a group of binary cells. Since a cell stores one bit of information, it follows that a register with n cells can store any discrete quantity of information that contains n bits.


Logic gates: A logic gate is an electronic device that creates logical decisions depends on the various combinations of digital signals accessible on its output. There are seven basic gates such as AND, OR, XOR, NOT, NAND, NOR and XNOR.

□ Switching Circuits and Binary Signals:

The use of binary variables and the application of binary logic are demonstrated by the simple switching circuits of Fig. 1-4. Let the manual switches A and B represent two binary variables with values equal to 0 when the switch is open and 1 when the switch is closed. Similarly, let the lamp L represent a third binary variable equal to 1 when the light is on and 0 when off. For the switches in series, the light turns on if A and B are closed. For the switches in series, the light turns on if A or B is closed. It is obvious that the two circuit can be expressed by means of binary logic with the AND and OR operations, respectively.



(a) switches in series
logic AND



(b) switches in parallel
Logic OR

1.4: Switching circuits that demonstrate binary logic.

$$L = A \cdot B \text{ for the circuit of Fig. 1.4(a)}$$

$$L = A + B \text{ for the circuit of Fig. 1.4(b)}$$

Electronic digital circuits are sometimes called switching circuits because they behave like a switch, with the active element such as transistor either conducting (switch closed) or not conducting (switch open)

Boolean Algebra and logic gates:Basic definition

- Boolean Algebra or Symbolic logic : Boolean Algebra may be defined with a set of elements, a set of operators and a number of unproved axioms or postulates.
- It defines rules for manipulating symbolic binary logic expressions.

A symbolic binary logic expression consists of binary variables and the operators AND, OR and NOT
 (ex. $(A + B)C$)

- What is an algebra? Mathematical system consisting of set of elements, set of operators and set of axioms.

Common Axioms or Postulates:

The postulates of a mathematical system form the basic assumption from which it is possible to deduce the rules, theorems and properties of the systems.

- Closure : A set S is closed with respect to a binary operator, if for every pair of elements of S , the binary operator specifies a rule for obtaining an element of S . For example the set of natural numbers is closed w.r.t binary operator (+) but not closed w.r.t binary operator (-).

2. Associative law: A binary operator $*$ on a set S is said to be associative whenever

$$(x*y)*z = x*(y*z) \text{ for all } x,y,z \in S$$

3. Commutative law: A binary operator $*$ on a set S is said to be commutative whenever:

$$x*y = y*x \text{ for all } x,y \in S$$

4. Identity element: A set S is said to have an identity element with respect to a binary operation $*$ on S if there exists an element $e \in S$ with the property.

$$e*x = x*e = x \text{ for every } x \in S$$

Example: The element 0 is an identity element with respect to the operation $+$ on the set of integers $I = \{-\dots, -3, -2, -1, 0, 1, 2, 3, \dots\}$

$$\text{since } x+0=0+x=x \text{ for any } x \in I$$

The set of natural numbers N has no identity element since 0 is excluded from the set.

5. Inverse: A set S having the identity element e with respect to a binary operation $*$ is said to have an inverse whenever, for every $x \in S$, there exists an element $y \in S$ such that,

$$x*y = e$$

Example: In the set of integers I with $e=0$, the inverse of element a is $(-a)$ since $a + (-a) = 0$

6. Distributive law: If $*$ and \cdot are two binary operators on a set S , $*$ is said to be distributive over \cdot

$$x*(y \cdot z) = (x*y) \cdot (x*z)$$

The operators and postulates have the following meaning:

- The binary operator $+$ defines addition.
- The additive identity is 0 .
- The additive inverse defines subtraction.
- The binary operator \cdot defines multiplication.
- The multiplicative identity is 1 .
- The multiplicative inverse of $a = 1/a$ defines division i.e. $a \cdot \frac{1}{a} = 1$
- The only distributive law applicable is that of \cdot over $+$:

$$a(b+c) = (a \cdot b) + (a \cdot c)$$

Axiomatic definition of Boolean Algebra:

Boolean algebra is an algebraic structure defined on a set of elements B together with two binary operators $+$ and \cdot provided the following (Huntington) postulates are satisfied:

1. (a) Closure with respect to the operator $+$
 (b) Closure with respect to the operator \cdot
2. (a) An identity element with respect to $+$; designated by 0 :
 $x+0=x$

(b) An identity element with respect to \cdot , designated by 1:

$$x \cdot 1 = 1 \cdot x = x$$

3. (a) Commutative with respect to $+$: $x+y=y+x$

(b) Commutative with respect to \cdot : $x \cdot y = y \cdot x$

4. (a) is distributive over $+$: $x \cdot (y+z) = (x \cdot y) + (x \cdot z)$

(b) $+$ is distributive over \cdot : $x+(y \cdot z) = (x+y) \cdot (x+z)$

5. For every element $x \in B$, there exists an element $x' \in B$ (called the complement of x) such that

(a) $x+x'=1$ and (b) $x \cdot x'=0$

6. There exists at least two elements $x, y \in B$ such that

$$x \neq y.$$

Comparing Boolean algebra with arithmetic and ordinary algebra:

1. Huntington postulates do not include the associative law. However, this law holds for Boolean algebra and can be derived (for both operators) from the other postulates.

2. The distributive law of $+$ over \cdot , i.e. $x+(y \cdot z) = (x+y) \cdot (x+z)$ is valid for Boolean algebra, but not for ordinary algebra.

3. Boolean Algebra does not have additive or multiplicative inverses; therefore there are no subtraction or division operations.
4. Postulate 5 defines an operator called complement which is not available in ordinary algebra.
5. Ordinary algebra deals with the real numbers which constitute an infinite set of elements. Boolean algebra deals with the as yet undefined set of elements B , but in the two valued Boolean algebra defined below (and of interest in our subsequent use of this algebra), B is defined as a set with only two elements, 0 and 1.

Two-Valued Boolean Algebra:

A two-valued Boolean algebra is defined on a set of two elements, $B = \{0, 1\}$, with rules for the two binary operators + and \cdot .

x	y	$x \cdot y$
0	0	0
0	1	0
1	0	0
1	1	1

x	y	$x+y$
0	0	0
0	1	1
1	0	1
1	1	1

x	y	$x+y$
0	1	1
+	0	0
0	1	1
1	0	1
1	1	1

We must show now that the Huntington postulates are valid for the set $B = \{0, 1\}$ and two binary operators defined above.

1. Closure is obvious from the tables since the result of each operation is either 1 or 0 and $1, 0 \in B$

2. From the tables we see that:

$$(a) 0+0=0 \quad 0+1=1+0=1$$

$$(b) 1+1=1 \quad 1+0=0+1=0$$

which establishes the two identity elements 0 for + and 1 for . as defined by postulate 2.

3. The commutative laws are obvious from the symmetry of the binary operator table.

4. (a) The distributive law $x \cdot (y+z) = (x \cdot y) + (x \cdot z)$ can be shown to hold true from the operator tables by forming a truth table of all possible values x, y and z . For each combination we derive $x \cdot (y+z)$ and show that the value is the same as $(x \cdot y) + (x \cdot z)$.

$x \ y \ z$	$y+z$	$x \cdot (y+z)$	$x \cdot y$	$x \cdot z$	$(x \cdot y) + (x \cdot z)$
0 0 0	0	0	0	0	0
0 0 1	1	0	0	0	0
0 1 0	1	0	0	0	0
0 1 1	1	0	0	0	0
1 0 0	0	1	0	1	0
1 0 1	1	1	0	0	1
1 1 0	1	1	1	1	1
1 1 1	1	1	1	1	1

(b) The distributive law of + over . can be shown to hold true by means of a truth table similar to the one above

5. From the complement table it is easily shown that

$$(a) x+x' = 1 \text{ since } 0+0'=0+1=1 \text{ and } 1+1'=1+0=1$$

$$(b) x \cdot x' = 0 \text{ since } 0 \cdot 0' = 0 \cdot 1 = 0 \text{ and } 1 \cdot 1' = 1 \cdot 0 = 0$$

which verifies postulate 5.

6. Postulate 6 is satisfied because the two-valued boolean algebra has two distinct elements 1 and 0 with $1 \neq 0$

Basic Theorems and properties of Boolean Algebra:

The Duality principle

The dual of a Boolean expression is obtained by interchanging all ANDs and ORs, and all 0's and 1's.

Example : The dual of $A+B(C \cdot D)$ is $A(C \cdot D)+B$.

□ The duality principle states that if E_1 and E_2 are Boolean expression then

$$E_1 = E_2 \Leftrightarrow \text{dual}(E_1) = \text{dual}(E_2)$$

where $\text{dual}(E)$ is the dual of E . for example

$$A+B(C \cdot D)+0 = (B \cdot C)+D \Leftrightarrow A \cdot B(C+D) \cdot 1 = (B+C) \cdot D$$

Basic theorems:

$$(a) x+0 = x$$

$$(b) x \cdot 1 = x$$

$$(a) x+x' = 0$$

$$(b) x \cdot x' = 0$$

$$(a) x+x' = x$$

$$(b) x \cdot x = x$$

$$(a) x+1 = 1$$

$$(b) x \cdot 0 = 0$$

$$(x')' = x$$

$$(a) x+y = y+x$$

$$(b) xy = yx$$

$$(a) x+(y+z) = (x+y)+z$$

$$(b) x(yz) = (xy)z$$

$$(a) x(y+z) = xy + xz$$

$$(b) x+yz = (x+y)(x+z)$$

$$(a) (x+y)' = x'y'$$

$$(b) (x \cdot y)' = x'y'$$

$$(a) x+ny = x$$

$$(b) x(x+y) = x$$

Theorem $x+x = x$

$$\begin{aligned} \therefore x+x &= (x+x) \cdot 1 \\ &= (x+x)(x+x') \\ &= x+x x' \\ &= x+0 \\ &= x \end{aligned}$$

Theorem - 2

$$x \cdot x = x$$

$$\therefore x \cdot x = xx+0$$

$$\begin{aligned} &= xx + x x' \\ &= x(x+x') \\ &= x \cdot 1 \\ &= x \end{aligned}$$

Theorem 2(a) $x+1=1$

$$\begin{aligned} \Rightarrow x+1 &= 1 \cdot (x+1) \\ &= (x+x')(x+1) \\ &= x+x' \\ &= x+1 \\ &= 1 \end{aligned}$$

Theorem (2b) : $x \cdot 0 = 0$ by duality

Theorem 3 : $(x')' = x$

From postulate (5), we have $x+x'=1$ and $x \cdot x'=0$ which defines the complement of x . The complement of x' is x and is also $(x')'$. Therefore, since the complement is unique, we have that $(x')' = x$.

Theorem 6(a) : $x+xy = x$

$$\begin{aligned} \therefore x+xy &= x \cdot 1 + xy \\ &= x(1+y) \\ &= x \cdot 1 \\ &= x \end{aligned}$$

Theorem 6(b) : $x(x+y) = x$ by duality

The theorems of Boolean algebra can be shown to hold true by means of truth tables. Both sides of the relation are checked to yield identical results for all possible combinations of variables involved. The following truth table verifies the first absorption theorem.

x	y	xy	$x+xy$
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

Theorem 3: $(x')' = x$

$$\begin{aligned}
 (x')' &= (x')' + 0 \\
 &= (x')' + x \cdot x' \\
 &= ((x')' + x) \cdot (x') + (x')' \\
 &= (x + (x')') \cdot 1 \\
 &= (x + (x')') \cdot (x + x') \\
 &= x + x'(x')' \\
 &= x + 0 \\
 &= x
 \end{aligned}$$

Theorem 2(b): $x \cdot 0 = 0$

$$\begin{aligned}
 \therefore x \cdot 0 &= 0 + x \cdot 0 \\
 &= x \cdot x' + x \cdot 0 \\
 &= x(x' + 0) \\
 &= x \cdot x' \\
 &= 0
 \end{aligned}$$

Theorem $(x+y)' = x' \cdot y'$

We show that $x+y$ and $x' \cdot y'$ are complementary.

$$\begin{aligned}
 L &= x+y \\
 L' &= x' \cdot y'
 \end{aligned}$$

To be complement

$$L \cdot L' = 0 \text{ and } L + L' = 1$$

$$\begin{aligned}
 L \cdot L' &= (x+y) \cdot (x' \cdot y') \\
 &= (x \cdot y') \cdot x + (x' \cdot y') \cdot y \\
 &= x \cdot x \cdot y' + x' \cdot y' \cdot y \\
 &= 0 \cdot y' + x' \cdot 0 \\
 &= 0 + 0 \\
 &= 0
 \end{aligned}$$

$$\begin{aligned}
 L + L' &= (x+y) + (x'+y') \\
 &= (x+y+x') \cdot (x+y+y') \\
 &= (1+y) \cdot (1+y') \\
 &= 1+1 \\
 &= 1
 \end{aligned}$$

\therefore so it is proved that $(x+y) = x'+y'$

Theorem 5(b) $(x \cdot y)' = x'y' = x \cdot y$

$$\text{Let } L = x \cdot y \text{ and } L' = x'y'$$

$$\begin{aligned}
 \therefore L \cdot L' &= (x \cdot y)(x'y') \\
 &= (x \cdot (x'+y')) \cdot (y \cdot (x'+y')) \\
 &= (x \cdot x' + xy') \cdot (y \cdot x' + y \cdot y') \\
 &= (xx' \cdot) (yy') \\
 &= 0 \cdot 0 \\
 &= 0
 \end{aligned}$$

$$\begin{aligned}
 L + L' &= (x \cdot y) + (x'y') \\
 &= (x + (x'+y')) (y + x'+y') \\
 &= (1+y') \cdot (1+y') \\
 &= 1+1 \\
 &= 1
 \end{aligned}$$

$$\therefore (x \cdot y)' = x'y'$$

Boolean functions

Boolean Function is an expression formed with binary variables, two binary operators OR and AND, the unary operator NOT, parentheses, and equal sign. For a given value of the variables, the function can be either 0 or 1.

For example,


$$F_1 = xyz', \quad F_2 = x + y'z, \quad F_3 = x'y'z + x'yz + xy', \\ F_4 = xy' + x'z.$$

Boolean Function may be represented in a Truth Table.


From the table, we find that F_4 is same as F_3 . Why?
Two function of n binary variables are said to be equal if they have same value for all possible 2^n combinations of n variables.

x	y	z	F_1	F_2	F_3	F_4
0	0	0	0	0	0	0
0	0	1	0	1	1	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0


A Boolean function may be transformed from an algebraic expression into a logic diagram composed of AND, OR and NOT gates.




(a)



(b)



$$F_3 = x'y'z + x'yz + xy'$$



$$F_4 = xy' + xz'$$

Algebraic manipulations A literal is a primed or unprimed variable. When a boolean function is implemented with logic gates, each literal in the function designates an input to a gate, and each term is implemented with a gate. The minimization of the number of literals and the number of terms results in a circuit with less equipment.

Example 2.1:

$$1. x + x'y = (x + x')(x + y) = 1 \cdot (x + y) = x + y$$

$$2. x(x' + y) = xx' + xy = xy + 0 = xy$$

$$3. x'y'z + x'y'z + xy' = x'z(y' + y) + xy' = x'z + xy'$$

$$\begin{aligned} 4. xy + x'z + yz &= xy + x'z + yz(x + x') \\ &= xy + x'z + xyz + x'yz \\ &= xy(1 + z) + x'z(1 + y) \end{aligned}$$

$$5. (x+y)(x'+z)(y+z) = (x+y)(x'+z) \text{ by duality form.}$$

Complement of a function:

The complement of a function F is F' and is obtained from an interchange of 0's for 1's and 1's for 0's in the value of F . The complement of a function may be derived algebraically through De Morgan's theorem.

$$(A+B+C)' = (A+x')' \quad \text{Let } x = B+C$$

$$= A' \cdot x'$$

$$= A' \cdot (B+C)' = A' \cdot B' \cdot C'$$

Example 2-2: $F_1 = xyz' + x'y'z$, $F_2 = x(y'z' + yz)$

$$F_1' = (xyz' + x'y'z)' = (xyz')' \cdot (x'y'z)'$$

$$= (x+y+z)(x+y+z')$$

$$F_2' = \{ x(y'z' + yz) \}'$$

$$= x + (y'z' + yz)'$$

$$= x' + (y'z')' \cdot (yz)'$$

$$= x' + (y+z) \cdot (y'+z')$$

Example 2-3:

1. $F_1 = xyz' + x'y'z$

The dual of $F_1 = (x'+y+z) \cdot (x+y+z')$
 Complement each literal $(x+y+z) \cdot (x+y+z') = F_1'$

2. $F_2 = x(y'z' + yz)$

The dual of $F_2 = x + (y+z) \cdot (y'+z')$
 Complement each literal: $x' + (y+z) \cdot (y'+z') = F_2'$

Canonical and Standard forms:

If we take any expanded Boolean Expression where each term contains all Boolean variables in their true or complemented form, is also known as the canonical form of the expression.

Minterm: The product of all literals, either with complement or without complement, is known as minterm.

Consider two binary variables x and y combined with an AND operation. So there are four possible combinations xy' , $x'y$, xy , $x'y'$. Each of these four AND terms is called a minterm or a standard product. In a similar manner, n variables can be combined to form 2^n minterms.

Maxterm: The sum of literals, either with complement or without complement is known as maxterm.

Consider two binary variables x and y combined with an OR operation. So there are four possible combinations: $x'y'$, $x'y$, $x'y$, xy . Each of these four OR terms is called a maxterm or a standard sum.

Canonical and Standard
Minterms and Maxterms for three Binary Variables.

x	y	z	Minterm		Term	Designation	Maxterm	Designation
			Term	Designation				
0	0	0	$x'y'z'$	m_0	$x+y+z$	M_0	$x'+y'+z'$	M_1
0	0	1	$x'yz$	m_1	$x+y+z'$	M_2	$x'+y+z$	M_3
0	1	0	$x'y'z$	m_2	$x+y+z$	M_4	$x'+y'+z$	M_5
0	1	1	$x'yz$	m_3	$x+y+z'$	M_6	$x'+y+z$	M_7
1	0	0	$xy'z'$	m_4	$x'+y+z'$	M_5	$x+y+z$	M_0
1	0	1	$xy'z$	m_5	$x'+y+z'$	M_6	$x+y+z$	M_1
1	1	0	xyz'	m_6	$x'+y+z$	M_7	$x+y+z'$	M_2
1	1	1	xyz	m_7	$x'+y'+z$	M_3	$x+y+z$	M_4

$$f_1 = x'y'z + x'y'z' + xyz = m_1 + m_4 + m_7$$

$$f_2 = x'yz + xy'z + xy'z' + xyz = m_3 + m_5 + m_6 + m_7$$

x	y	z	Function f_2	Function f_2
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Complement of a boolean function - It may be read from the truth table by forming a minterm for each combination that produces 0 in the function then ORing these terms.

$$f_1' = xy'z' + x'y'z + x'yz + xy'z + xyz'$$

Now If we take the complement of f_1 , we obtain the function f_2 :

$$\begin{aligned} f_2 &= (x+y+z)(x+y'+z)(x+y+z')(x'+y+z)(x'+y'+z) \\ &= m_0 \cdot m_2 \cdot m_3 \cdot m_5 \cdot m_6 \end{aligned}$$

Example 2.4 $F = A + B'C$

The function has three variables A, B and C

The first term A is missing two variables; therefore

$$A = A(B+B') = AB + AB'$$

$$\begin{aligned} A &= AB(C+C') + AB'(C+C') \\ &= ABC + ABC' + AB'C + AB'C' \end{aligned}$$

The second term $B'C$ is missing one variable

$$B'C = B'C(A+A') = AB'C + A'B'C$$

Combining all terms, we have

$$\begin{aligned} F &= A + B'C \\ &= ABC + ABC' + AB'C + AB'C' + AB'C + A'B'C \\ &= m_7 + m_6 + m_5 + m_4 + m_0 + m_1 \end{aligned}$$

$$F(A,B,C) = \sum(4, 5, 6, 7)$$

Product of Maxterms:

Example 3.5

$$F = \overline{(xy + z)} \cdot \overline{(x'y + z)}$$

\equiv

$$F = \overline{xy} + \overline{x'z}$$

$$= (x'y + z') \cdot (x'z + z)$$

$$= (x + z') (x' + y) (x + z) (y + z)$$

$$= (x' + y) (x + z) (y + z)$$

The function has three variables: x, y and z . Each OR term using is missing one variable.

Therefore

$$x'y + zz' = (x'y + z) (x'y + z')$$

$$x + z + yy' = (x + z + y) (x + z + y')$$

$$y + z + xz' = (y + z + x) (y + z + x')$$

Combining all terms

$$F = (x + y + z) (x + y + z') (x' + y + z) (x' + y + z')$$

$$= m_0 m_2 m_4 m_5$$

$$\therefore F(x, y, z) = \prod (0, 2, 4, 5)$$

Conversions between Canonical Forms

The complement of a function expressed as the sum of minterms equals the sum of minterms missing from the original function.

As an example, consider the function $F(A, B, C) = \Sigma(1, 4, 5, 6, 7)$. This has a complement that can be expressed as

$$F'(A, B, C) = \Sigma(0, 2, 3) = m_0 + m_2 + m_3$$

If we take the complement of F' by De Morgan's theorem, we obtain F in a different form:

$$F = (m_0 + m_2 + m_3)' = m_0' \cdot m_2' \cdot m_3' = m_0 m_2 m_3 \\ = \Sigma(1, 4, 5, 6, 7)$$

Steps:

1. Change the operational symbols used in equation such as Σ, Π .

2. Use the De Morgan's principle to write the indexes of the terms that are not presented in the given form of an equation or the index numbers of the Boolean function.

Fanout: In digital electronics, the fan out is the number of gate inputs driven by the output of another single logic gate. In most designs, logic gates are connected to form more complex circuits.

Fan in: Fan in is a term that defines the maximum number of digital inputs that a single logic gate can accept.

Power dissipation: Power dissipation is the supplied power required to operate the gate. This parameter is expressed in milliwatts (mw).

Noise margin: Noise margin is the maximum noise voltage added to the input signal of a digital circuit that does not cause an undesirable change in the circuit output.

Simplification of Boolean Function

What is K-map?

A Karnaugh map (K-map) is a visual method used to simplify the algebraic expression in boolean functions without having to resort to equation manipulation. It is a special version of a truth table that makes it easier to simplify boolean expression.

Simplification of boolean function:

Simplification of boolean functions, the algebraic forms of functions can often be simplified, which leads to simpler and cheaper implementation.

Advantages:

1. Simplification of Digital Logic circuits.
2. Reduce numbers of gates used in the circuit.
Thus reduces cost.
3. Only produces specified results — no indefinite or 'may be' type result.
4. Increase speed of calculation.
5. Helps checking errors in programs.

Two and three variable maps:

y'	0	+
x'	$x'y'$	$x'y$
+	xw'	xw

Example 3.1

$$F = xyz + x'yz + xy'z + xy'z'$$

yz	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
x	00	01	11	10
xz	1	1	1	0
xy	1	1	0	0

$$F = \bar{y}z + x\bar{z}$$

Example 3.2

$$F = xyz + x'yz + xy'z + xyz'$$

yz	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
x	00	01	11	10
xz	1	1	1	1
xy	1	1	1	1

$$F = yz + xz'$$

Example 3.3

		$A'c$	$A'B$	$AB'C$	BC
		$\bar{B}\bar{C}$	$\bar{B}C$	$\bar{B}C$	$\bar{B}\bar{C}$
A	0	1	1	1	
	1				
	+	1	1		

$$F = C + \bar{A}B$$

Example 3.4

$$f(x_1, z) = \Sigma(0, 2, 4, 5, 6)$$

		xz	$\bar{x}\bar{z}$	$\bar{x}z$	$x\bar{z}$	xz
		00	01	10	11	00
x	0	1				1
	1	1	1			1

$$F = \bar{z} + x\bar{y}$$

Four variable map

Example 3.5 :

$$F(wxyz) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

wz\yz	00	01	11	10
00	1	1		1
01	1	1		1
11	1	1		1
10	1	1		

$$F = \bar{y} + x\bar{z} + \bar{w}\bar{z}$$

Example: 3.6 : $F = \bar{a}'\bar{b}'c' + \bar{b}'cd' + a'b'cd' + ab'd'c'$

	$\bar{c}\bar{d}$ 00	$\bar{c}d$ 01	$c\bar{d}$ 11	cd 10
$\bar{a}\bar{b}$ 00	1	1		1
$\bar{a}\bar{b}$ 01				1
$\bar{a}b$ 11				
$a\bar{b}$ 10	1	1		1

$$F = \bar{b}\bar{d} + \bar{a}\bar{c} + \bar{a}cd$$

Five and Six variables map

Example 3.7

$$F(A, B, C, D, E) = \sum (0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 23, 27, 29, 31)$$

		000	001	011	010	110	111	101	100
		m ₀	m ₁	m ₃	m ₂	m ₆	m ₇	m ₉	m ₁₄
		m ₂	m ₉	m ₁₁	m ₁₀	m ₁₄	m ₁₅	m ₁₃	m ₁₂
		m ₂₀	m ₂₅	m ₂₇	m ₂₆	m _{23,0}	m _{23,1}	m ₂₉	m ₂₈
		m ₆	m ₁₇	m ₁₉	m ₁₈	m ₂₂	m ₂₃	m ₂₁	m ₂₀

$$F = BE + ADE + \cancel{A\bar{B}E} + \cancel{A\bar{D}E}$$

$$= \cancel{BE} + A\bar{D}E + \cancel{A\bar{D}E}$$

Product of sums simplification:

$$F(A, B, C, D) = \sum (0, 1, 2, 5, 8, 9, 10)$$

		00	01	11	10
		A\bar{B}	\bar{A}B	\bar{A}\bar{B}	AB
		00	01	10	11
		1	+	0	2
		0	0	0	0
		0	0	0	0
		1	+	6	1

$$F = (\bar{A} + \bar{B})(\bar{C} + \bar{D})(\bar{B} + D)$$

	00	01	11	10
0	0			0
1		0	0	



$$f = (x+z)(\bar{x}+\bar{z})$$

NAND and NOR Implementation


Two equivalent symbols for the NAND gate, The AND invert symbol, has been defined and consists of an AND graphic symbol followed by a small circle.

Instead, it is possible to represent a NAND gate

by an OR graphic symbol preceded by small circles in all the inputs. The invert OR and AND invert follow De Morgan's law.




Similarly the OR-invert and invert AND follow the De Morgan's law:



$$(x+y)(x+z)(y+z) = ?$$

A one input NAND or NOR gate behaves like an inverter



NAND Implementation

The rule for obtaining the NAND logic diagram from a boolean function is as follows:


1. Simplify the function and express it in sum of products.
2. Draw a NAND gate for each product of sum term of the function that has at least two literals. The inputs to each NAND gate are the literals of the term. This constitutes a group of first level gates.
3. Draw a single NAND gate (using the AND inverter or invert OR graphic symbol) in the second level, with inputs coming from outputs of first level gates.
4. A term with a single literal requires an inverter in the first level or may be complemented and applied as an input to the second level NAND gate.

00	01	10	11	00	01	10	11
1	1	1	1	1	1	1	1


Sum = S + P + R

$$F = AB + CD + E$$


$$= [(AB)' \cdot (CD)' \cdot E']'$$



(a)



(b)



(c)

Three ways implementation $F = AB + CD + E$


Example 3.9 $F(x,y,z) = \sum(0,6)$ Implementation with NAND gate.

$$F(x,y,z) = \sum(0,6)$$

The first step to simplify the function in sum of products form. By using map method we get

x\z	00	01	11	10
0	1			
1				1


$$F = \bar{x}\bar{y}\bar{z} + xy\bar{z}'$$



Next we try to simplify the complement of the function in sum of product. This is done by combining 0's in the map.

y^2	00	01	11	10
x	1	0	0	0
0	0	0	0	0
1	0	0	0	0

$$F' = z + \bar{x}y + xy'$$



$$F' = z + \bar{y}x + xy'$$

If output F is required it is necessary to add a one-input NAND gate to invert the function because first it was on the state of F'.

NOR Implementation

The NOR implementation is the dual of the NAND function. For this reason, all procedures and rules for NOR logic are the dual of the corresponding procedures and rules developed for NAND logic.

⇒ The implementation of Boolean function with NOR gates requires that the function be simplified in product of sum forms.

⇒ The rule for obtaining the NOR logic diagram from a boolean function can be derived from OR-AND to the NOR-NOR transformation. It is similar to the three step NAND rule, except that the simplified expression must be in the product of sums and the terms for the first level NOR gates are the sum terms.




⇒ A term with a single literal requires a one input NOR or inverter gate or may be complemented and applied directly to the second level NOR gate.

Alternative :

A ~~second~~ second way to implement a function with NOR gates would be to use the expression for the complement of the function in product of the sum.

This will give a two level implementation for F' and a three level implementation if the normal output F is required.

⇒ To obtain the simplified product of sum expression for the complement of the function, it is necessary to combine the 1's in the map and then complement the function.



Example 3-10:


$F(x_1, x_2) \leftarrow \sum (0, 6)$ with NOR implementation

First combines the 0's in the map to obtain

$$F' = x'y + xy' + z$$

This is the complement of the function in sum of products. Complement F' to obtain the simplified function in product of sum as required for NOR implementation.

$$F = (x+y')(x'+y)z'$$




$$(a) F = (x+y')(x'+y)z'$$

A second implementation is possible from the complement of the function in product of sums. For this case, first combine the 1's in the map to obtain:

$$F = \bar{a}y'z' + \bar{a}yz'$$


This is the simplified expression in sum of products. Complement this product to obtain the complement of the function in product of sum as required for NOR implementations.

$$F' = (x+y+z)(x'+y'+z)$$




other two level implementation

Wired logic: Some NAND and NOR gates allow the possibility of a wire connection between the outputs of two gates to provide a specific logic function. This type of logic is called wired logic.




$$\begin{aligned} \downarrow \\ F &= (AB)' \cdot (CD)' \\ &= (AB+CD)' \end{aligned}$$




$$\begin{aligned} \downarrow \\ F &= (A+B)' + (C+D)' \\ &= [(A+B)(C+D)]' \end{aligned}$$

NAND-OR-Invert Implementation:


The two forms NAND-AND and AND-NOR are equivalent forms and can be treated together. Both perform the AND-OR-INVERT function.



(a) NAND-OR




(b) NAND-NOR




NAND-AND

OR-AND Invert Implementation:


The OR-NAND and NOR-OR forms perform the OR-AND Invert function.



OR-NAND





OR-NAND



Example 3.11

$$F' = x'y + xy' + z$$



The normal output for the function can be expressed

$$F = (x'y + xy' + z)' \text{ which is in the AND-OR invert.}$$

The OR-AND invert forms require a simplified expression of the complement of the function in product of sums. To obtain this expression, we must first combine the 1's in the map,


$$F = \bar{x}yz + xy\bar{z}$$

Then we take the inverse complement of the function:


$$F' = (x+y+z)(x+y'+z)$$

The normal output can now be expressed in the form:

$$F = [(x+y+z)(x+y'+z)]'$$




OR-AND



NOR-OR

~~11.8 onward~~
Electric = 7



~~10-11~~

~~(x+y+z) = 7~~

~~trans~~

Simplification

Don't care condition:

The blank cells of k-map to make a group of the variables is called the "don't care" condition. To make a group of cells, we can use the don't care cells as either 0 or 1, and if required, we can also ignore that cell. We mainly use the "don't care" cell to make a large group of cell.

Example 3.22

$$F(w,x,y,z) = \Sigma(1,3,7,11,15), d(w,x,y,z) = \Sigma(0,2,5)$$

w\z	00	01	11	10
00	X	1	1	X
01		X	1	
11			1	
10	.	.	1	

$$\bar{w}z + yz$$

Tabulation method: Tabulation method is a very useful and convenient tool for simplification of boolean function for large numbers of variables.

Example 3-13

wxyz	wxyz	wxyz
0 00002	0,1 000-	0,2,8,10 -0-0
1 0001L	0,2 00-0L	0,3,2,10 -0-0
2 0010L	0,8 -000L	10,11,14,15 L-5-
3 1000L		10,14,12,13 L-2-2
4 0 1010L	2,10 -010L	
5 1 1011L	3,10 101-2	
6 1 1110L	4,14 1-10L	
7 15 1111	11,15 1-11-2	

prime implicants $F = \bar{w}\bar{x}y + \bar{x}\bar{z} + w\bar{y}$

Example 3-14

$$F(w,x,y,z) = \sum (1, 4, 6, 7, 8, 9, 10, 11, 11)$$

wxyz	wxyz	wxyz
1 0001L	1,9 -001	8,9,10,11 L0--
4 0100L	4,6 01-0	8,9,10,12 L0--
8 1000L	8,9 100-1	
6 0110L	8,10 10-0	
9 1001L	6,7 011-	
10 1100L	9,11 10-11	
7 0111L	10,11 101-1	
11 1011L	11,13 1-11	
13 1111L		

$$F = w'y'z + w'yz + wz' + w'z$$

selected prime implicants

Selection of Prime implicants = minimising logical error to minimum

or to minimise cost to maximum

shown diagrammatically to minimize cost

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
$\checkmark(1,9)$ $w'y'z$	X														
$\checkmark(4,6)$ $w'yz$		X	X												
$(6,7)$ $w'y$		X	X												
$(7,15)$ wz'			X												
$(11,15)$ wz				X											
$\checkmark(8,9,10,11) w'$					X	X	X	X	X	X	X	X	X	X	X

$$\therefore F = w'y'z + w'yz + w'z + wz'$$

* Prime implicants and Essential Implicants

Essential prime implicants:

Essential prime implicants are prime implicants that cover an output of the function that no combination of other prime implicants is able to cover.

Prime implicants:

In tabular method, an exhaustive search all the terms that are candidates for inclusion in the simplified function.

Chapter -4

Combinational logic

QUESTION

What is combinational circuit?

The combinational logic circuits are the circuits that contain different types of logic gates. A combinational circuit consists of input variables, logic gates and output variables. There are different types of combinational circuit such as Adder, Subtractor, Decoder, Encoder, multiplexer and Demultiplexer.




Figure : Block diagram of a combinational circuit.

Characteristics of the combinational logic circuit:

- At any instant of time, the output of the combinational circuit depends only on the present input terminals.
- The combinational circuit does not have any backup or previous memory. The present state of the circuit is not affected by the previous state of the input.
- The n number of inputs and m number of outputs are possible in combinational logic circuit.


Design procedure

The designs of combinational circuits starts from the verbal outline of the problem and ends in a logic circuit diagram.

- (1) The problem is stated
- (2) The number of available input variables and required output variables is determined.
- (3) The input and output variables are assigned letter symbols.
- (4) The truth table that defines the required relationships between inputs and outputs is derived.
- (5) The simplified Boolean function for each output is obtained.
- (6) The logic diagram is drawn.

Half Adder

The half adder is a basic building block of adding two numbers as ^{two} input and produce two outputs. The adder is used to perform OR operation of two single bit binary numbers. The augent and addent bits are two input states, sum and carry are two output states of the half adder.



Truth Table


Inputs		Outputs	
A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

In the above table, A, and B two inputs and sum, carry two outputs.


$$\text{Sum} = xy + \bar{x}\bar{y} = x \oplus y$$

$$\text{Carry} = xy$$

The logic diagram for the implementation of the half adder is



Full adder: The full adder is used to add three 1 bit binary numbers A, B and carry C . The full adder has three input states and two output states i.e sum and carry.



Consider the three input are x, y, z and two outputs are s and c

The characteristic truth-table is

Input			Output	
x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

From the truth Table

$$S = \bar{x}yz + xy\bar{z} + x\bar{y}z' + xy'z$$

$$C = \bar{x}y + xz + yz$$

Using mdp method the most simplified method is

$\bar{y}z$	00	01	11	10	\perp
x	0	1			\perp
y	1		1		
S	1	1			\perp

$\bar{y}z$	00	01	11	10	\perp
x	0	1	\perp	\perp	\perp
y	1		\perp	\perp	\perp
C	1	1	\perp	\perp	\perp

$$S = \bar{x}yz + x'y\bar{z} + x'y'z' + xy'z$$

$$C = \bar{x}y + xz + yz$$

$$= x'(\bar{y}z + yz') + x(yz + yz')$$

$$= x'(\bar{y} \oplus z) + x(y \oplus z)$$


$$= x(y \oplus z) + x(\bar{y} \oplus z)$$

$$= x \oplus y \oplus z$$


$$C = \bar{x}yz + x'y\bar{z} + x'y'z' + xy'z$$

$$= z(xy + x'y) + xy(z' + z)$$

$$= z(x \oplus y) + xy$$



Implementation of full adder in sum of products.



Implementation of a full adder with two half adder and an OR gate.

Subtractions:


The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend.

Half subtractor: A half subtractor is a combinational circuit that subtracts two bits and produce their difference.

x	y	D	P
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$D = xy + x'y' \\ = x \oplus y$$


$$B = \bar{xy}$$



Half subtractor circuit.

Full Subtractor: The full subtractor is used to subtract three 1-bit numbers A, B and C, which are minuend, subtrahend and borrow respectively.

The full subtractor has three input states and two output states i.e. diff and borrow.



x	y	z	B	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Simplification using map

xz	00	01	11	10
0	0	1	1	1
1	1	1	1	1

xz	00	01	11	10
0	0	1	1	1
1	1	1	1	1


$$D = x'y'z + x'y'z' + x'y'z + xyz \quad B = yz + x'z + xy$$

অবস্থা Diagram draw করাতে হবে।

মুখ্য প্রটোকল যদি Exclusive - OR প্রয়োগ করা হয় তাহলে represent করতে হবে

$$D = x \oplus y \oplus z \quad [\text{মুখ্য প্রয়োগ}]$$

$$\begin{aligned} B &= x'y'z + x'y'z' + x'y'z + xyz \\ &= x'(y'z + y'z') + yz(x + x') \\ &\equiv x'(y \oplus z) + yz \end{aligned}$$



Full subtractor.

BCD to Excess 3-code conversion

We can easily get an excess-3 code of a decimal number by simply adding 3 to each decimal digit.

And then we write the 4-bit binary numbers for each digit of the decimal number.

(i) We find the decimal number of the given binary number.

(ii) Then we add 3 in each digit of the decimal number.

(iii) Now, we find the binary code of each digit of the newly number, for getting excess 3-code

Input BCD				Output excess -3 code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0
0	0	1	1	1	0	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

We note that four binary variables may have 16 bit combination only 10 are listed in truth table and six bit one don't care condition-

AB		CD			
		00	01	11	10
00	00	1			1
	01	1	1	1	
11	00	X	X	X	X
	10	1	X	X	X

$$Z = D'$$

AB		CD			
		00	01	11	10
00	00	1		1	
	01	1			1
11	00	X		X	X
	10		1	X	X

$$Y = CD + C'D'$$

AB		CD			
		00	01	11	10
00	00	1	1	1	1
	01	1			
11	00	X	X	X	X
	10	1	X	X	X

$$X = B'C'D + B'C'D' + B'CD'$$

AB		CD			
		00	01	11	10
00	00				
	01			1	1
11	00	X		X	X
	10	1	1	X	X

$$W = A + BD + BC$$


$$Z = D'$$

$$Y = CD + C'D' = CD + (C+D)'$$

$$Z = B'C + B'D + B'C'D' = B'(C+D) + B(C+D)'$$

$$W = A + BC + BD = A + B(C+D)$$

For getting common gate



Logic diagram for BCD - to excess 3 code converter.

$$\begin{aligned}
 & (D+1)(C+1) = D' + C' = Y \\
 & (B+1)(A+1) + (C+1)(B+1) = B'C + C'B = Z \\
 & (D+1)(A+1) + B = C'A + B'A = W \\
 & (D+1)(A+1) + B = C'A + B'A = X
 \end{aligned}$$

→ 2nd row has 0 for 1st col

SHARIF

Analysis procedure: The design of a combinational circuit starts from the verbal specifications of a required function and culminates with a set of output Boolean functions or a logic diagram. The analysis of a combinational circuit is somewhat the reverse process.

To obtain the output Boolean functions from a logic diagram:

1. Label with arbitrary symbols all gate outputs that are a function of the input variables. Obtain the Boolean functions for each gate.
2. Label with other arbitrary symbols those gates which are a function of input variables and/or previously labeled gates. Find the Boolean functions for these gates.
3. Repeat the process outlined in step-2 until the outputs of the circuit are obtained.
4. By repeated substitution of previously defined functions obtain the output Boolean functions in terms of input variables only.

From Fig 4.9

$$F_L = AB + BC + AC$$

$$T_L = A + B + C$$

$$T_2 = ABC$$

$$T_3 = F_L' T_L$$

$$F_T = T_2 + T_3$$

Now

$$F_1 = T_2 + T_3$$

$$= T_2' T_1 + ABC = (AB + BC + AC)'(A + B + C) + ABC$$

$$= (A' + B')(B' + C')(A' + C')(A + B + C) + ABC$$

$$= (A'B' + A'C' + B'B + B'C') \cancel{(A + B + C)} + ABC$$

$$= \cancel{AAB'} + \cancel{AAC'} + \cancel{ABC} + \cancel{ABC} + \cancel{AC'C} + \cancel{ABC}$$

$$= \cancel{ABC} + \cancel{ABC} + \cancel{ABC} + \cancel{ABC}$$

$$= (A'B' + A'C' + AB + ABC + AC'C + BC'C + ABC)$$

$$= (A + B + C) + ABC$$

$$= (A'B' + A'C' + AB + ABC + AC'C + BC'C + ABC)$$

$$= (A'B' + A'C' + AB'C + AC'C + BC'C + ABC)$$

$$= ABC' + AB'C + ABC + ABC$$

Universal gate: The NAND gate is said to be a universal gate because any digital system can be implemented with it.

Any boolean function can be implemented with NAND gates, we need only show that the logical operations AND, OR and NOT can be implemented with NAND gates.

A convenient way to implement a combinational circuit with NAND gates is to obtain the simplified

Boolean functions in terms of AND, OR and NOT and convert the functions to NAND logic by De Morgan's Theorem.





Figure: Implementation of NOT, OR, AND by NAND gate

Boolean function Implementation


Block Diagram Method

Procedure (In case of NAND)



- From the given algebraic expression, draw the logic diagram with AND, OR and NOT gates. Assume that both the normal and complement inputs are available.
- Draw a second logic diagram with the equivalent NAND logic, substituted for each AND, OR and NOT gate.
- Remove any two cascaded inverters from the diagram since double inversion does not perform a logic function.
Remove inverters connected to single external inputs

and complement the corresponding input variable.
 The new logic diagram obtained is the required NAND gate implementation.


$$F = A(B + CD) + BC'$$



(a) AND/OR Implementation



(b) Substituting equivalent NAND Function




Block Diagram Transformation:


It is sometimes convenient to convert a NAND logic diagram to its equivalent AND-OR logic diagram to facilitate the analysis procedure.

The conversion of a NAND logic diagram to an AND-OR diagram is achieved through a change in symbols from AND invert to invert OR. The first level to be changed to an invert OR symbol should be the last level. These changes produce pairs of circles along the same line, and these can be removed since they represent double complementation.


Moreover, a one input AND or OR gate can be removed since it does not perform a logical function. A one input AND/OR with a circle in the input/output is changed to an inverter circuit.



NAND logic diagram





Substitution of invert OR symbols equivalent to



AND-OR logic diagram

Universal Gate (NOR)




The NOR gate is universal because any Boolean function can be implemented with it, including a flip-flop circuit.




Boolean function Implementation Block diagram Method:

1. Draw the AND-OR logic diagram from the given algebraic expression, Assume that both the normal and the complement inputs are available.
2. Draw a second logic diagram with equivalent NOR logic substituted for each AND, OR and NOT gate.
3. Remove pairs of cascaded inverters from the diagram.
Remove inverters connected to single external inputs and complement the corresponding input variable.

$$F = A(B + CD) + BC$$



Substituting equivalent NOR




$$F = A(B + CD)' + BC'$$


with NOR gates.

Block diagram Transformation


The conversion of NOR logic diagram to an AND-OR diagram is achieved through a change in symbols from OR invert to invert AND starting from the last level and in alternate level.



NOR logic diagram



Substitution for invert AND symbols in alternate levels



AND-OR logic diagram

Exclusive OR and Equivalence Functions:

Exclusive-OR and equivalence denoted by \oplus and \odot , respectively, one binary operations that perform the following boolean functions:

$$x \oplus y = xy' + x'y$$


$$x \odot y = xy + x'y'$$

The two operation are the complements of each other.


$$\begin{aligned}
 A \oplus B \oplus C \oplus D &= (AB' + A'B) \oplus (CD' + C'D) \\
 &= (AB' + A'B)(CD + C'D') + (AB + A'B')(CD' + C'D') \\
 &= \sum (1, 2, 4, 8, 11, 13, 14)
 \end{aligned}$$

A	B	C	D	$A \oplus B \oplus C \oplus D$
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

~~odd or even number of 1's~~



with AND-OR-NOT gates



with NAND gate

Parity Generator and Parity Checker:

- Parity bit is an extra bit included with a message to make the total number of 1's transmitted either odd/even.
- * The circuit that generates the parity bit in the transmitter is called a parity generator.
- * The circuit that checks the parity in the receiver is called a parity checker.

SHARIF

Two types of parity

Even Parity \rightarrow Even number 1's

Odd Parity \rightarrow Odd number 1's

* Even Parity Generator for 3 bit:

A	B	C	Parity generator (P)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

even 2 bit sum from 3rd register + 4th digit even
odd 2nd output & 4th digit
odd 3rd output & 4th digit

odd parity generator for 3 bit

A	B	C	Parity generator
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

odd 2 bit sum from 3rd register
odd 3rd output & 4th digit
odd 4th output & 4th digit
odd 2 bit sum from 3rd register
odd 3rd output & 4th digit
odd 4th output & 4th digit

parity check: (3 bit)

fitting to right out

A	B	e	p	even checker	odd checker
0	0	0	0	0	1 0
0	0	0	1	1	0
0	0	1	0	1	1 0
0	0	1	1	0	1 0
0	1	0	0	1	1 0
0	1	0	1	0	0 1
0	1	1	0	1	0 1
0	1	1	1	1	0 1
1	0	0	0	0	1 1
1	0	0	1	0	0 1
1	0	1	0	1	0 0
1	0	1	1	0	1 0
1	1	0	0	1	1 0
1	1	0	1	1	0 0
1	1	1	0	1	0 0
1	1	1	1	0	1

even number

1 2 3 4 5 6 7 8 9

偶数

französisch

französisch

französisch
französisch
+ französisch
französisch
und 0

SHARIF

Combinational logic with MSI and LSI

A binary parallel adder: A binary parallel adder is a digital function that produces the arithmetic sum of two binary numbers in parallel. It consists of full adders connected in cascade, with the output carry from one full-adder connected to the input carry of the next full-adder.




Figure: 4-bit full adders.

Example 5.1 Design a BCD-to-excess-3 code converter




Figure: BCD to excess-3 code converter.

This figure is the 4-bit full adders MSI circuit.

The BCD digit applied to inputs A. Inputs B are set to a constant 0011. This is done by applying logic 1 to B_1 and B_2 and logic 0 to B_3 and B_4 and C_{in}. Logic-1 and logic-0 are physical signals whose values depend on the IC logic family used.


Carry Propagation: The addition of two binary numbers in parallel implies that all the bits of the augend and the addend are available for computation at the same time. As in any combinational circuit, the signal must propagate through the gates before the connect output sum is available in the output terminals.

The total propagation time is equal to the propagation delay of a typical gate times the number of gate levels in the circuit. The longest propagation delay in a parallel adder is the time it takes the carry to propagate through the full adders.

If there are 4-adders in the parallel adder, the output carry C₅ would have $2 \times 4 = 8$ gate from C₁ to C₅.

The total propagation time in one half adder plus eight gate levels. Thus for n bit adder, it is $2n + 1$ time in one half adder.

Look ahead carry: The most widely used technique employs the principle of look ahead carry. Consider the circuit



$$P_i = A_i \oplus B_i$$

$$G_{i+1} = A_i B_i$$

The output sum and carry can be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_{i+1} + P_i C_i$$

Let $i=1$

$$C_2 = G_1 + P_1 C_1$$

Let $i=2$

$$C_3 = G_2 + P_2 C_2$$

$$= G_2 + P_2 (G_1 + P_1 C_1)$$

$$= G_2 + P_2 G_1 + P_2 P_1 C_1$$

$i=3$,

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$

The combination of 4-bit parallel adder with a look-ahead carry scheme is shown in the figure. Each sum output requires two exclusive-OR gates. The output of the first exclusive-OR gate generates the P_i variables and the AND gate generates the G_i variable.




Fig: logic diagram of a look-ahead carry generator.





Fig: 4-bit Full adder with look ahead carry.

Q: construct a circuit diagram of BCD adder from truth table.

BCD Adder: Consider the arithmetic addition of decimal digits in BCD, together with a possible carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than $9+9+1 = 19$. The 1 in the sum being as input carry.

Suppose we apply two BCD digits to a 4-bit binary adder. The adder will produce output from 0-19. These binary numbers are listed in the table:

$$\text{Carry } c = k + z_8 z_4 + z_8 z_2$$



Block diagram of BCD adder.

- A BCD adder is a circuit that adds two BCD digits in parallel and produces a sum digit also in BCD. A BCD adder must include the connection logic in its external construction.

SIMRIT

Magnitude Comparator: A magnitude comparator is a combinational circuit that compares two numbers A, B and determines their relative magnitudes. The outcome of the comparison is specified by three binary variables that indicates whether

$$A > B, A = B, A \leq B.$$

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$


represent A or B is a bit number

$$\text{if } x_i = A_i B_i + A'_i B'_i \quad ; \quad A = B = x_3 x_2 x_1 x_0$$

Then A and B are equal

$$A > B = A_3 B_3' + A_3' B_3 + A_3 A_2 B_2' + A_3' A_2' B_2 + A_3 A_2 X_2 B_1' + A_3' A_2' X_2 B_1 + A_3 A_2 X_1 B_0' + A_3' A_2' X_1 B_0$$

$$A \leq B = A_3' B_3 + A_3 B_3' + A_3' A_2 B_2 + A_3 A_2' B_2' + A_3 A_2 X_2 B_1 + A_3' A_2' X_2 B_1' + A_3 A_2 X_1 B_0 + A_3' A_2' X_1 B_0'$$





Decoders: A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.

Truth Table of 3 to 8 line Decoder

Inputs

x	y	z	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	1	0	0	0
1	0	0	0	0	0	0	0	1	0	0
1	0	1	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	1



Example 5.2 সংজ্ঞান (If need)

Example 5.3 Implement a full adder circuit with a decoder and two OR gates.

Truth Table of full adder is


We obtain five functions from this truth table, the sum of products minterms are

$$S(x,y,z) = \sum(1,2,4,7)$$

$$C(x,y,z) = \sum(3,5,6,7)$$

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Circuit diagram below:




Implementation a full adder with a decoder.

Demultiplexer: A demultiplexer is a circuit that receives information on a single line and transmits this information on one 2^n possible output lines.


E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	0	1	0



A 2 to 4 line decoder with enable




(a) Decoder with enable



(b) Demultiplexer

Q. Draw 4×16 decoder constructed with two 3×8 decoders



A 4×16 decoder constructed with two 3×8 decoders.

Encoder: An encoder is a digital function that produces a reverse operation from that of a decoder. An encoder has 2^n input lines and n output lines.


Truth Table of encoder:

Input								Output		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	+	0	0	0	0	0	0	0	0	1
0	0	+	0	0	0	0	0	0	1	0
0	0	0	+	0	0	0	0	0	1	1
0	0	0	0	+	0	0	0	1	0	0
0	0	0	0	0	+	0	0	1	0	1
0	0	0	0	0	0	+	0	1	+	0
0	0	0	0	0	0	0	+	1	+	0

$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$


$$z = D_1 + D_3 + D_5 + D_7$$



octal to binary encoder.


Multiplexer: A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2^n input lines and n selection lines whose bit combinations determine which input is selected.

A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line.




Block diagram

S_L	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



A 4 to 4 line multiplexer.

Quadruple 2 to 1 line multiplexer:



Quadruple 2 to -1 line multiplexer

A quadruple 2 to + 1 line multiplexer IC which has four multiplexers, each capable of selecting one of two input lines. Output Y_2 can be selected to be equal to either A_2 or B_2 . Similarly output Y_2 may have the value of A_2 or B_2 and so on.

One input selection line, S selects one of two lines in all four multiplexers. The control input E enables the multiplexers in the 0 state and disables them + stage


Boolean function implementation

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

Truth Table

Implementation table

				minterm	A	B	C	F
				0	0	0	0	0
				1	0	0	1	1
				2	0	1	0	0
				3	0	1	1	1
				4	1	0	0	0
				5	1	0	1	1
				6	1	1	0	1
				7	1	1	1	0



multiplexer implementation


Operation/Rules/working:

List the inputs of the multiplexer and under them list all the minterms in two rows. The first row lists all those minterms where A is complemented and the second row all the minterms with A uncomplemented, circle all the minterms of the function and inspect each column separately.


- (1) If the two minterms in a column are not circled apply σ to the corresponding multiplexer input.
- (2) If the two minterms are circled, apply τ to the corresponding multiplexer input.
- (3) If the bottom minterm is circled and the top is not circled, apply π to the corresponding multiplexer input.
- (4) If the top minterm is circled and the bottom is not circled, apply π' to the corresponding multiplexer input.

Example 5-4

$$F(m_0, m_3, c, D) = \sum 0, 1, 3, 4, 8, 9, 15$$



A'	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
A	①	②	③	④	S	C	7	
	⑦	⑨	10	11	12	13	14	15




→ Implementing $F(A,B,C;D) = \Sigma(0,3,4,8,9,13)$

PLA: PLA stands for programmable logic array. It is a fixed architecture logic device with programmable AND gates followed by programmable OR gates. PLA is basically a type of programmable logic device used to build a reconfigurable ~~digit~~ circuit.

Sequential logic: Sequential logic is a type of logic circuit whose current outputs depend not only on the circuit inputs, but also on a memory of past input and states.

A sequential circuit refers to a special type of circuit. It consists of a series of various inputs and outputs. Hence the output depends on a combination of both present inputs as well as previous outputs. Thus the sequential circuit consists of the combinational circuit along with its memory storage element.



Block diagram of sequential circuit

There are two types of sequential circuit:

- (i) Asynchronous sequential circuit
- (ii) Synchronous sequential circuit.

(i) Asynchronous sequential circuits: This circuit don't use the clock signal. This types of circuits are operated through various pulses. Thus, the changes in input

can easily make a change in the state of circuit.

2. Synchronous Sequential circuit: This circuits are basically the digital sequential circuits where the clock signal governs the feedback of the input for the next output generation.

Define latch: A latch is one kind of a logic circuit, and it also known as a bistable multivibrator. Because it has two stable states, namely active high as well as active low. It works like a storage device by holding the data through a feedback control line.

Difference between flip flop and latch :

- (1) Flip-flop utilizes an edge triggering approach, whereas latch follows a level triggering approach.
- (2) In flip-flop the clock signal is present but in latch the clock signal is absent.
- (3) flip-flop can design using latches along with a clock. On the other hand latch design using logic gates.


- (4) Flip-flop is sensitive to the applied input and the clock signal. But latches are sensitive to the applied input signal only.
- (5) Flip-flop has slow operating speed whereas latches has comparatively fast operating speed.
- (6) Flip-flop requires more power whereas latches require comparatively less power.
- (7) It is quite easy to perform circuit analysis. But Analyzing the circuit of latch is quite complex.
- (8) Flip-flop performs Synchronous operations. Whereas latches performs Asynchronous operation.
- (9) Flip-flop are comparatively more robust whereas latches are comparatively less robust.
- (10) flip-flop requires more area but latches requires comparatively less area.

The memory elements used in clocked sequential circuits are called flip-flops.

These circuits are binary cells capable of storing one bit of information.

Basic flip-flop circuits: A flip-flop in electronics is a circuit with two stable states that can be used to store binary data. Flip-flop circuit can be constructed from two NAND or NOR gates.

Direct coupled RS flip-flop or SR latch:




Operations: We know that output of a NOR gate is zero if any of its output is 1. And output is 1 when all the input is 0.

Hence assume that set input is 1 and reset input is 0 since gate 2 has a input thus Q' must 0 so Q is obviously 1. When set input return to zero then output remain same because Q remain 1. It is same if reset is 1 and set is 0. Then $Q=0$, $Q'=1$. When 1,1 is applied in input then both Q and Q' is 0. This condition violate the fact that output Q and Q' are the

complement of each other. We have to make sure that 1's are not applied to both inputs simultaneously.

Circuit Diagram (NAND)



(a) Logic diagram

S	R	Q	\bar{Q}
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	0

After some time

After some time


(b) Truth Table

Operation: We know that NAND gate provides output 1 if any of the input is 0 and it produces 0 if both of the input is 1.

We assume that, set is 0 and reset is 1 as input. If Q must be 1 because NAND gate 1 has a input 0. Then \bar{Q} must be zero. If set is becomes 1 then both input \bar{Q} , must be zero. If set is 1 then no change output. same as get set 1 and reset 0, input then $Q=0$ and $\bar{Q}=1$.

When both of the input is 0 then Q and \bar{Q} becomes 1, that is the rules violations of a flip-flop. So this condition must be avoid in any flip-flop.

Clocked RS Flip-flop: The basic flip-flop as it stands is an asynchronous sequential circuit. By adding gates to the inputs of the basic circuit, the flip-flop can be made to respond to input levels during the occurrence of a clock pulse.



Q	S	R	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Intermediate
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Intermediate

Characteristic table

Q	00	01	11	10
0	00	01	X	1
1	11	10	X	1

$$Q(t+1) = S + R'Q$$

$$SR = 0 \quad \text{characteristic equation}$$

Figure: Clocked RS flip-flop

The basic flip-flop as it stands is an asynchronous sequential circuit. By adding gates to the inputs of the basic circuit, the flip-flop can be made to respond to input levels during the occurrence of a clock pulse.

The clocked RS flip-flop consists of a basic NOR flip-flop and two AND gates. The output of the two AND gate remain '0' as long as clock pulse is 0, regardless of the S and R input values.

When the clock pulse goes to 1, information from the S and R input is allowed to reach the basic flip-flop.


The set state is reached with $S=1, R=0$, and $CP=1$. To change to the clear state, the inputs must be $S=0, R=1$, and $CP=1$. With both $S=1$ and $R=1$, the occurrence of a clock pulse causes both outputs to momentarily go to 0. When the pulse is removed, the state of the flip-flop is indeterminate i.e either state may result, depending on whether the set or the reset output of the basic flip-flop remains a 1 longer before the transition to 0 at the end of the pulse.

From the characteristics table, for the flip-flop, this table summarise the operation of the flip flop in a tabular form. Q is the binary state of the flip-flop at a given time referred to present state, the S and R column give the possible values of the inputs, the $Q(t+1)$ is the state of flip flop after the occurrence of a clock pulse referred to next stage.

From the characteristics equation of the flip flop is derived in the map. The equation specifies the value of the next stage as a function of the present state

and the input. We simplify the equation using map method, assuming indeterminate as a don't care (x) condition. Since S and R always remain different. Thus $SR=0$ also a characteristics equation.

D flip-flop: D flip flop is a modification of the clocked RS flipflop.



(a) logic diagram with NAND gates (b) graphic symbol

α	β	$\alpha(\beta+1)$
0	0	0
0	1	1
1	0	0
1	1	1

	0	1
0		1
1	.	1

(c) characteristic table

(d) $Q(1+1)=P$

characteristic equation

Fig: Clocked D flipflop

According to figure (a), NAND gate 1 and 2 form a basic flip flop and gate 3 and 4 modify it into a clocked RS flip flop. The input D goes directly to the S input and its complement through gate 5, is applied to the R input.

As long as the clock pulse input is at 0, gates 3 and 4 have a 1 in their outputs, regardless of the value of the inputs.

This confirms to the requirement that the two inputs of a basic NAND flip flop (1 and 2) remain initially at the + level. The D input is sampled during the occurrence of a clock pulse. If it is 1, the output of gate 3 goes to 0, switching the flip flop to the set state (unless it was already set). If it is 0, the output of gate 4 goes to 0, switching the flip-flop to the clear state.

The D flip-flop receives the designation from its ability to transfer "data" into a flip-flop. It is basically an RS flip-flop with an inverter in the R input. The addend inverter reduces the number of inputs.

This is sometimes called a gated D-latch.

The characteristics table and equation shown in figure
The value of the next stage is the value of D at present state.


L	L	L	L	L	0	0
L	L	L	L	L	0	0
L	L	L	L	L	1	0
L	L	L	L	L	1	0
L	L	L	L	L	1	0
L	L	L	L	L	1	0
L	L	L	L	L	1	+

$$\bar{Q} + \bar{D}Q = \bar{Q}(1+D)$$

(without intermediate (b))


0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	0	0
1	1	1	1	0	0
1	1	1	1	1	0
1	1	1	1	1	1

Jk Flip Flop: A JK flip-flop is a refinement of RS flip-flop in that the indeterminate state of the RS type is defined in the JK type. Inputs J and K behave like S and R to set and clear the flip-flop (note that in a JK flip-flop, the letter J is for set and K is for clear) when inputs are applied to both J and K simultaneously, the flip-flop switches to its complement state, that is, if $Q=1$ it switches to $Q=0$, and vice versa.



(a) Logic diagram

Q	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



$$Q(t+1) = QK' + Q'J$$

(d) Characteristic equation

(c) Characteristic table


$$\boxed{\begin{array}{l} Q = 0 \text{ राम } Q(t+n) = S \\ Q = 1 \text{ राम } Q(t+n) = K \end{array}}$$

A clocked JK flipflop is shown in figure, output Q is ANDed with K and CP inputs, the flip-flop is cleared during the clock pulse only if Q was previously 1. Similarly Q' is ANDed with S and CP inputs so that the flip-flop is set with clock pulse only if Q' was previously 1.


As shown in the characteristics table in Fig(c), the JK flip-flop behaves like an RS flip-flop, except when both J and K are equal to 1. When both J and K are 1, the clock pulse is transmitted through one AND gate only - the one whose input is connected to the flip-flop output which is presently equal to 1. Thus, if Q=1, the output of the upper AND gate becomes 1 upon application of a clock pulse, and the flip-flop is cleared.

If Q'=1, the output of the lower AND gate becomes a 1 and the flip-flop is set. In either case, the output state of the flip-flop is complemented.

T Flip flop




(a) Logic diagram



(b) Graphical symbol

Q	T	$Q(++)$
0	0	0
0	1	1
1	0	1
1	1	0



$$Q(++) = TQ + \bar{T}Q'$$

(c) characteristic table

(d) characteristic equation

clocked T Flip-Flop

The T flip flop is a single input version of the JK flip-flop. As shown in figure, the T flip flop is obtained from a JK type if both inputs are tied together. The designation T comes from the ability of the flip flop to "toggle" on change of state. Regardless of the present state of the flip flop, it assumes the complemented state when the clock pulse occurs while input T is logic-1.

Triggering of flip flop: Clocked flip flops are triggered by pulses. A pulse starts from an initial value of 0, goes momentarily to 1 and after a short time, return to its 0 value.

A clock pulse may be either positive or negative. A positive clock source remains at 0 during the interval between pulses and goes to 1 during the occurrence of a pulse.

The pulse goes through two signal transitions from 0 to 1 and return from 1 to 0.




Figure: Definition of clock pulse

As shown in figure, the positive transition is defined as the positive edge and the negative transition of the negative edge. This definition applies also to negative pulse.