

03.01.2021

CENG 311

HOMEWORK 3

REPORT

Arif Burak Demiray


Table Of Contents

Implementation Details	3
Datapath	3
Sample Executions	4
References	8

Implementation Details

The implementation is very basic and easy to understand. I did not add more things to the datapath. I updated existing control unit, alu control unit, alu and processor modules.

Datapath



Here is the datapath. It is not complicated. I just added a copy to ra register unit. And there is a brancheq signal to alu, and from alu control jr signal to last mux. And not or signal to alu. Jump logic is same as in the last lesson pdf.

Control unit gives appropriate signals to execute instruction. Looks opcodes of instruction in there. Which is jal,j,bne,bgtz,bltz,blez,bgez,andi and ori. Addi signal is same as lw and sw signals. We just need addition for it. Nor and Jr signals are looked in alu control unit. Because, they are R-Type, and are looked easily in alu control unit because there are function code input. In control unit, there is additional alu op signal and rt field signal which is required for derived branch operations because in derived branch operation, rt field is continuation of op code. Control unit gives additional brancheq, jump and jal signals. Brancheq signal goes to alu unit to execute bgez and blez operations. Jump signal can execute jal and j. Goes to right top multiplexer. Jal signal goes to copy to ra unit to store pc in ra register which is 32nd register. In alu control there is additional output jr which jumps to given source register's value that is dataa in processor.v. It jumps it at left most multiplexer(In here I do not used multiplexer. I used a basic ternary operation to control it. I draw a mux to visualize it). Also, not or signal to alu to make not or operation in there. Not or just not version of or. It goes to same path with or. Control gives brancheq signal to alu mentioned above, bgez and bgzt have same alu op signals. This branch eq signal can control directly this situation. When there is brancheq signal it executes bgez. This logic is not differs for blez and bltz. Finally, there is not much different things from base code. There is additions for specific instructions. The code works for 8 instructions. And, there are three initIM.dat files to control different situations. There are screen shots of these files' executions. And there is assembly codes in the additional file for that instructions.

Sample Executions

First execution is test1.asm I compiled it in qtspim to check results.

+ [7]	32h00000042	(32h00000042)
+ [8]	32h00000014	(32h00000014)
+ [9]	32h00000028	(32h00000028)
+ [10]	32h00000000	(32h00000000)
+ [11]	32h00000000	(32h00000000)
+ [12]	32h00000000	(32h00000000)
+ [13]	32h00000000	(32h00000000)
+ [14]	32hffffffe9	(32h00000137) } 32hffffffe9
+ [15]	32h0000010a	(32h00000...) 32h0000010a
+ [16]	32hffffff64a	(32h000000000) 32hffffff64a
+ [17]	32h00000000	(32h000000000)
+ [18]	32h00000000	(32h000000000)
+ [19]	32h00000000	(32h000000000)
+ [20]	32h00000000	(32h000000000)
+ [21]	32h00000000	(32h000000000)
+ [22]	32h00000000	(32h000000000)
+ [23]	32h00000000	(32h000000000)
+ [24]	32h00000000	(32h000000000)
+ [25]	32h00000016	(32h000000000) 32h00000016
+ [26]	32h00000000	(32h000000000)
+ [27]	32h00000000	(32h000000000)
+ [28]	32h00000000	(32h000000000)
+ [29]	32h00000000	(32h000000000)
+ [30]	32h00000000	(32h000000000)
+ [31]	32h0000001c	(32h000000000) 32h0000001c

5

+ [16]	8'h00	8'h00
+ [17]	8'h00	8'h00
+ [18]	8'h00	8'h01 } 8'h00
+ [19]	8'h1c	8'h10 } 8'h1c

+ [2]	32'h00000040	32'h00000040
+ [3]	32'h00000060	32'h00000060
+ [4]	32'h00000010	32'h00000010
+ [5]	32'h00000030	32'h00000030
+ [6]	32'h00000032	32'h00000032
+ [7]	32'h00000042	32'h00000042
+ [8]	32'h00000000	32'h0000001c } 32'h00000000
+ [9]	32'h00000137	32'h00000028 } 32'h00...
+ [10]	32'h00000000	32'h00000000
+ [11]	32'h00000000	32'h00000000
+ [12]	32'h00000000	32'h00000000
+ [13]	32'h00000005	32'h00000005
+ [14]	32'h00000137	32'h00000137
+ [15]	32'h00000000	32'h00000000
+ [16]	32'h0000000c	32'h0000001c } 32'h0000000c
+ [17]	32'h00000000	32'h00000000
+ [18]	32'h00000000	32'h00000000
+ [19]	32'h00000000	32'h00000000
+ [20]	32'h00000000	32'h00000000
+ [21]	32'h00000000	32'h00000000
+ [22]	32'h00000000	32'h00000000
+ [23]	32'h00000000	32'h00000000
+ [24]	32'h00000000	32'h00000000

Lastly this is the test3.asm file's results. Again they are memory it writes t0 to 4 + s0. Why t0's value in s1. I wrote the

References

https://www.eg.bucknell.edu/~csci320/mips_web/

<https://www.cs.cmu.edu/afs/cs/academic/class/15740-f97/public/doc/mips-isa.pdf>

<https://lms.iyte.edu.tr/mod/resource/view.php?id=54692>