

## **REQUIREMENTS NOT MET**

---

N/A

---

## **VIDEO FILE LINK**

---

[Https://youtube.com/shorts/4ubBHyGPA30?feature=share](https://youtube.com/shorts/4ubBHyGPA30?feature=share)

---

## **PROBLEMS ENCOUNTERED**

---

The most significant problem I had was that I did not draw my breadboard properly since I forgot that the 74'00 and 74'02 chips count in a U pattern; thus, I had to redraw the wiring on my protoboard before I implemented the circuit on my real breadboard. Additionally, I was having difficulty inserting the switch chip into my board and accidentally broke two of the pins, requiring me to go to office hours to get a replacement part. Moreover, I was having slight difficulty understanding the mixed logic in the Quartus simulations until my PI explained it to me.

---

## **FUTURE WORK/APPLICATIONS**

---

The concepts in this lab can be applied to designing control logic in embedded systems, especially when integrating components with different logic levels or optimizing for low power. These skills are also useful for building more complex digital circuits like decoders, multiplexers, and basic processors.

## **PRE-LAB QUESTIONS OR EXERCISES**

---

N/A

**PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)**

Figure 1: Picture of contents from OOTB Complete EEL 3701 Kit




Figure 2: Parts received from Lab 0

## LAB1A:

Equations:

$$V = /[(A * /B) + /(C + /D)]$$

$$W = /[(A * /B) + /(C + /D)]$$

1.1) Positive-logic only (AND gates, OR gates, NOT gates, No bubbles)

$$V = /[(A \cdot /B) + /(C + /D)]$$

$$V = \overline{[(A \cdot \bar{B}) + (\bar{C} + \bar{D})]}$$




Figure 3: Hand-Drawn Logic Diagram for Part A:  $V = /[(A * /B) + /(C + /D)]$  Using Only Positive-Logic AND, OR, and NOT Gates

1.2) Positive logic, only positive logic gates (No bubbles or input pins)

$$W = /[(A \cdot /B) + /(C + /D)]$$

$$W = \overline{[(A \cdot \bar{B}) + (\bar{C} + \bar{D})]}$$






Figure 4: Hand-Drawn Logic Diagram for Part A:  $W = /[(A * /B) + /(C + /D)]$  Using Positive Logic

**Lab 1 Report: Mixed-Logic Design and Quartus****Lab 1 Part 1.2 (Lab1a)**

Name: Arion Stern

Class #: 10844

PI Name: Erick Zayas Ramos


Description:  $W = /[(A * /B) + /(C + /D)]$  (Positive Logic)Figure 5: Quartus Schematic for Part A:  $W = /[(A * /B) + /(C + /D)]$ 

A	B	C	D	/B	$A * /B$	/D	$C + /D$	$/(C + /D)$	$(A * /B) + /(C + /D)$	$W = /[(A * /B) + /(C + /D)]$
0	0	0	0	1	0	1	1	0	0	1
0	0	0	1	1	0	0	0	1	1	0
0	0	1	0	1	0	1	1	0	0	1
0	0	1	1	1	0	0	1	0	0	1
0	1	0	0	0	0	1	1	0	0	1
0	1	0	1	0	0	0	0	1	1	0
0	1	1	0	0	0	1	1	0	0	1
0	1	1	1	0	0	0	1	0	0	1
1	0	0	0	1	1	1	1	0	1	0
1	0	0	1	1	1	0	0	1	1	0
1	0	1	0	1	1	1	1	0	1	0
1	0	1	1	1	1	0	1	0	1	0
1	1	0	0	0	0	1	1	0	0	1
1	1	0	1	0	0	0	0	1	1	0
1	1	1	0	0	0	1	1	0	0	1
1	1	1	1	0	0	0	1	0	0	1

Table 1: Truth Table for Part A:  $W = /[(A * /B) + /(C + /D)]$

A(H)	B(H)	C(H)	D(H)	$W(H) = /[(A * /B) + /(C + /D)]$
L	L	L	L	H
L	L	L	H	L
L	L	H	L	H
L	L	H	H	H
L	H	L	L	H
L	H	L	H	L
L	H	H	L	H
L	H	H	H	H
H	L	L	L	L
H	L	L	H	L
H	L	H	L	L
H	L	H	H	L
H	H	L	L	H
H	H	L	H	L
H	H	H	L	H
H	H	H	H	H

Table 2: Voltage Table for Part A:  $W = /[(A * /B) + /(C + /D)]$



*Figure 6: Annotated Timing Simulation for Part A equation W*

## LAB1B:

Equations:

$$X = /[(A * /B) + /(C + /D)]$$

- 3.1)
- Not limited in gate selection
  - Choose activation levels to minimize gates

$$X = \overline{[(A \cdot \overline{B}) + (\overline{C} + \overline{D})]}$$

$$X = \overline{(A \cdot \overline{B})} + \overline{\overline{C} + \overline{D}}$$




Figure 7: Hand-Drawn Mixed-Logic Diagram for Part B:  $X = /[(A * /B) + /(C + /D)]$

Lab 1 Part 3.1 (Lab1b)  
Name: Arion Stern  
Class #: 10844  
PI Name: Erick Zayas Ramos  
Description:  $X = /[(A * /B) + /(C + /D)]$  (Mixed Logic)





Figure 8: Quartus Schematic for Part B:  $X = /[(A * /B) + /(C + /D)]$

**Lab 1 Report: Mixed-Logic Design and Quartus**

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	/B	A*/B	/D	C+/D	/C+/D	(A * /B) + /(C + /D)	<b>X = /[ (A * /B) + /(C + /D) ]</b>
0	0	0	0	1	0	1	1	0	0	1
0	0	0	1	1	0	0	0	1	1	0
0	0	1	0	1	0	1	1	0	0	1
0	0	1	1	1	0	0	1	0	0	1
0	1	0	0	0	0	1	1	0	0	1
0	1	0	1	0	0	0	0	1	1	0
0	1	1	0	0	0	1	1	0	0	1
0	1	1	1	0	0	0	1	0	0	1
1	0	0	0	1	1	1	1	0	1	0
1	0	0	1	1	1	0	0	1	1	0
1	0	1	0	1	1	1	1	0	1	0
1	0	1	1	1	1	0	1	0	1	0
1	1	0	0	0	0	1	1	0	0	1
1	1	0	1	0	0	0	0	1	1	0
1	1	1	0	0	0	1	1	0	0	1
1	1	1	1	0	0	0	1	0	0	1

Table 3: Truth Table for Part B:  $X = /[ (A * /B) + /(C + /D) ]$ 

<b>A(H)</b>	<b>B(L)</b>	<b>C(H)</b>	<b>D(L)</b>	<b>X(H) = /[ (A * /B) + /(C + /D) ]</b>
L	L	L	L	L
L	L	L	H	H
L	L	H	L	H
L	L	H	H	H
L	H	L	L	L
L	H	L	H	H
L	H	H	L	H
L	H	H	H	H
H	L	L	L	L
H	L	L	H	H
H	L	H	L	H
H	L	H	H	H
H	H	L	L	L
H	H	L	H	L
H	H	H	L	L
H	H	H	H	L

Table 4: Voltage Table for Part B:  $X = /[ (A * /B) + /(C + /D) ]$


**Lab 1 Report: Mixed-Logic Design and Quartus**

Figure 9: Annotated Quartus Simulation for Part B equation X

# LAB1C:

Equations:

$$W = /[(A * /B) + /(C + /D)]$$

$$X = /[(A * /B) + /(C + /D)]$$

### Lab 1 Part 3.1 (Lab1c)

Name: Arion Stern

Class #: 10844

PI Name: Erick Zayas Ramos

Description:  $W = /[(A * /B) + /(C + /D)]$  (Positive Logic) and  
 $X = /[(A * /B) + /(C + /D)]$  (Mixed Logic)






Figure 10: Combined Quartus Schematic for Part C: W and X Circuits (Top circuit depicts W and bottom depicts X)



The outputs of both W and X match the voltage table constructed in Part 1.3 (Table 2), confirming logical equivalence across all input combinations, and following the pattern: **H L H H H L H H L L L L H L H H**

Figure 11: Annotated Simulation for Part C: Comparing Outputs of W and X

**LAB1D:**

Equations:



$$Y = /[(A * /B) + /C + /D]$$

$$Z = [(A + /B) * /C * D]$$

- 5.1) • 7 Gates 2 chips  
 • Y and Z have opposite active-low levels  
 • use  $\overline{Y}'00$  and  $\overline{Y}'02$

$$Y = /[(A * /B) + /C + /D]$$

$$Y = \overline{(A * \overline{B}) + (\overline{C} + \overline{D})}$$



$$Z = [(A + /B) * /C * D]$$

$$= (A + \overline{B}) * (\overline{C} * D)$$





Figure 12: Hand-Drawn Mixed-Logic Schematic for Part D: equations Y and Z

**Lab 1 Report: Mixed-Logic Design and Quartus****Lab 1 Part 5.1 (Lab1d)**


Name: Arion Stern

Class #: 10844

PI Name: Erick Zayas Ramos

Description:  $Y = /[(A * /B) + /(C + /D)]$  and  
 $Z = [(A + /B) * /(C * D)]$ 

$$Y = /[(A * /B) + /(C + /D)]$$



$$Z = [(A + /B) * /(C * D)]$$




Figure 13: Quartus Schematic for Part D: Y and Z Circuits

**Lab 1 Report: Mixed-Logic Design and Quartus**

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	/B	A*/B	/D	C+/D	/(C+/D)	(A * /B) + /(C + /D)	<b>Y = /[ (A * /B) + /(C + /D) ]</b>
0	0	0	0	1	0	1	1	0	0	1
0	0	0	1	1	0	0	0	1	1	0
0	0	1	0	1	0	1	1	0	0	1
0	0	1	1	1	0	0	1	0	0	1
0	1	0	0	0	0	1	1	0	0	1
0	1	0	1	0	0	0	0	1	1	0
0	1	1	0	0	0	1	1	0	0	1
0	1	1	1	0	0	0	1	0	0	1
1	0	0	0	1	1	1	1	0	1	0
1	0	0	1	1	1	0	0	1	1	0
1	0	1	0	1	1	1	1	0	1	0
1	0	1	1	1	1	0	1	0	1	0
1	1	0	0	0	0	1	1	0	0	1
1	1	0	1	0	0	0	0	1	1	0
1	1	1	0	0	0	1	1	0	0	1
1	1	1	1	0	0	0	1	0	0	1

Table 5: Truth Table for Part D:  $Y = /[ (A * /B) + /(C + /D) ]$ 

<b>A(L)</b>	<b>B(H)</b>	<b>C(H)</b>	<b>D(H)</b>	<b>Y(H) = /[ (A * /B) + /(C + /D) ]</b>
L	L	L	L	L
L	L	L	H	L
L	L	H	L	L
L	L	H	H	L
L	H	L	L	H
L	H	L	H	L
L	H	H	L	H
L	H	H	H	H
H	L	L	L	H
H	L	L	H	L
H	L	H	L	H
H	L	H	H	H
H	H	L	L	H
H	H	L	H	L
H	H	H	L	H
H	H	H	H	H

Table 6: Voltage Table for Part D:  $Y = /[ (A * /B) + /(C + /D) ]$

$$Z = [ (A + /B) * /(C * D) ]$$

A	B	C	D	/B	A + /B	C*D	/C*D	Z = [ (A + /B) * /(C * D) ]
0	0	0	0	1	1	0	1	1
0	0	0	1	1	1	0	1	1
0	0	1	0	1	1	0	1	1
0	0	1	1	1	1	1	0	0
0	1	0	0	0	0	0	1	0
0	1	0	1	0	0	0	1	0
0	1	1	0	0	0	0	1	0
0	1	1	1	0	0	1	0	0
1	0	0	0	1	1	0	1	1
1	0	0	1	1	1	0	1	1
1	0	1	0	1	1	0	1	1
1	0	1	1	1	1	1	0	0
1	1	0	0	0	1	0	1	1
1	1	0	1	0	1	0	1	1
1	1	1	0	0	1	0	1	1
1	1	1	1	0	1	1	0	0


Table 7: Truth Table for Part D:  $Z = [ (A + /B) * /(C * D) ]$ 

A(L)	B(H)	C(H)	D(H)	Z(L) = [ (A + /B) * /(C * D) ]
L	L	L	L	L
L	L	L	H	L
L	L	H	L	L
L	L	H	H	H
L	H	L	L	L
L	H	L	H	L
L	H	H	L	L
L	H	H	H	H
H	L	L	L	L
H	L	L	H	L
H	L	H	L	L
H	L	H	H	H
H	H	L	L	H
H	H	L	H	H
H	H	H	L	H
H	H	H	H	H

Table 8: Voltage Table for Part D:  $Z = [ (A + /B) * /(C * D) ]$

## Lab 1 Report: Mixed-Logic Design and Quartus

$$Y = /[(A * /B) + (/C + /D)] : LLLLHLLHHHLHHHHLHH$$



The voltage simulation verifies that both the equations were implemented correctly on quartus as they match the patterns from the voltage tables (Table 6 for the Y equation and Table 8 for the Z equation).

Figure 14: Annotated Quartus Simulation for Part D: Equations Y and Z




Figure 15: Breadboard Layout Diagram for Part D: Y and Z Circuits

## Switch Legend:




Figure 16: Switch Legend Indicating ON Positions for Each Input for Part D

## LED Legend:




Figure 17: LED Legend Showing DIP LED Positioning for Part D