

Cambridge-1 Instruction Set

Registers

areg = A Register (4-bit)

breg = B Register (4-bit)

opreg = Operand Register (8-bit)

outreg = Output Register (8-bit)

pc = Program Counter (8-bit)

Operations

<< bitwise shift

|| concatenation

Flags

cyflag = Carry Flag

eqflag = Equal to Zero Flag

gzflag = Greater than Zero Flag

Mnemonic	Instruction	Action
ADDC	0 0 0 0	$\text{areg} \leftarrow \text{areg} + \text{breg} + \text{cyflag}$
SUBC	0 0 0 1	$\text{areg} \leftarrow \text{areg} - \text{breg} + \text{cyflag}$
CLR	0 0 1 0	$\text{cyflag} = 0$
LDA	0 0 1 1	$\text{areg} \leftarrow \text{opreg}(\text{lower})$
LDB	0 1 0 0	$\text{breg} \leftarrow \text{opreg}(\text{lower})$
MVAB	0 1 0 1	$\text{breg} \leftarrow \text{areg}$
MVBA	0 1 1 0	$\text{areg} \leftarrow \text{breg}$
LALN	0 1 1 1	$\text{areg} \leftarrow \text{memory}[\text{opreg}](\text{lower})$
LBUN	1 0 0 0	$\text{breg} \leftarrow \text{memory}[\text{opreg}](\text{upper})$
STM	1 0 0 1	$\text{memory}[\text{opreg}] \leftarrow \text{breg} << 4 \parallel \text{areg}$
JUNC	1 0 1 0	$\text{pc} \leftarrow \text{opreg}$
JUZE	1 0 1 1	if (eqflag) then $\text{pc} \leftarrow \text{opreg}$
JUGZ	1 1 0 0	if (gzflag) then $\text{pc} \leftarrow \text{opreg}$
PFIX	1 1 0 1	$\text{opreg} \leftarrow \text{opreg} << 4$
OUT	1 1 1 0	$\text{outreg} \leftarrow \text{breg} << 4 \parallel \text{areg}$
HALT	1 1 1 1	clock = stop