Cambridge-1 Instruction Set

Registers

areg = A Register (4-bit)

breg = B Register (4-bit)

opreg = Operand Register (8-bit)

outreg = Output Register (8-bit)

pc = Program Counter (8-bit)

Operations

<< bitwise shift

|| concatenation

Flags

cyflag = Carry Flag

eqflag = Equal to Zero Flag

gzflag = Greater than Zero Flag

Mnemonic	Instruction	Action
ADDC	0000	areg ← areg + breg + cyflag
SUBC	0001	areg ← areg - breg + cyflag
CLR	0010	cyflag = 0
LDA	0011	areg ← opreg(lower)
LDB	0100	breg ← opreg(lower)
MVAB	0101	breg ← areg
MVBA	0110	areg ← breg
LALN	0111	areg ← memory[opreg](lower)
LBUN	1000	breg ← memory[opreg](upper)
STM	1001	memory[opreg] ← breg << 4 areg
JUNC	1010	pc ← opreg
JUZE	1011	if (eqflag) then pc ← opreg
JUGZ	1100	if (gzflag) then pc ← opreg
PFIX	1 1 0 1	opreg ← opreg << 4
OUT	1110	outreg ← breg << 4 areg
HALT	1111	clock = stop