

Cambridge-1 Instruction Set

Last updated: 22/09/19

Registers

areg = A Register (4-bit)
breg = B Register (4-bit)
inreg = Input Register (4-bit)
opreg = Operand Register (8-bit)
outreg = Output Register (8-bit)
pc = Program Counter (8-bit)

Operations

<< bitwise shift
|| concatenation
nop no operation

Flags

cyflag = Carry Flag
eqflag = Equal to Zero Flag
gzflag = Greater than Zero Flag

Mnemonic	Instruction	Operand	Details
ADDC	0 0 0 0	not used	$\text{areg} \leftarrow \text{areg} + \text{breg} + \text{cyflag}$
SUBC	0 0 0 1	not used	$\text{areg} \leftarrow \text{areg} - \text{breg} + \text{cyflag}$
CLR	0 0 1 0	not used	$\text{cyflag} = 0$
LDA	0 0 1 1	immediate	$\text{areg} \leftarrow \text{opreg}(\text{lower})$
LDB	0 1 0 0	immediate	$\text{breg} \leftarrow \text{opreg}(\text{lower})$
MVAB	0 1 0 1	not used	$\text{breg} \leftarrow \text{areg}$
MVBA	0 1 1 0	not used	$\text{areg} \leftarrow \text{breg}$
LALN	0 1 1 1	lower addr	$\text{areg} \leftarrow \text{memory}[\text{opreg}](\text{lower})$
LBUN	1 0 0 0	lower addr	$\text{breg} \leftarrow \text{memory}[\text{opreg}](\text{upper})$
STM	1 0 0 1	lower addr	$\text{memory}[\text{opreg}] \leftarrow \text{breg} << 4 \ \ \text{areg}$
JUNC	1 0 1 0	lower addr	$\text{pc} \leftarrow \text{opreg}$
JUZE	1 0 1 1	lower addr	if (eqflag) then $\text{pc} \leftarrow \text{opreg}$
JUGZ	1 1 0 0	lower addr	if (gzflag) then $\text{pc} \leftarrow \text{opreg}$
PFIX	1 1 0 1	upper addr	$\text{opreg} \leftarrow \text{opreg} << 4$
IOP	1 1 1 0	[xx00]	$\text{outreg}[\text{a}] \leftarrow \text{memory}[\text{opreg}]$
		[xx01]	$\text{outreg}[\text{b}] \leftarrow \text{memory}[\text{opreg}]$
		[xx10]	$\text{areg} \leftarrow \text{inreg}$
		[xx11]	nop
HALT	1 1 1 1	not used	clock = stop