
### **EXPERIMENT 2**


| Group's members:          |           |   |
|---------------------------|-----------|---|
| Mohammad Taghizadeh       | 810198373 |   |
| Arian Niakan              | 810198536 |   |
|                           |           |   |
|                           |           |   |
| Contents                  |           |   |
|                           |           |   |
| RTL Design and Simulation |           |   |
| FPGA Implementation       |           | 8 |

# **RTL Design and Simulation**

### 1. Data Path



# 2. Controller state diagram



#### 3. Verilog Code of Design

#### **Top Level**

```
D/modelsim_ass/Projects/ArianMohammad -DLD_Lab_2/simulation/modelsim/ASSUME_RA/u/tb_ASSUME_RA/u/tb_ASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u/tb_DASSUME_RA/u
```

#### **Data Path**

```
D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/simulation/modelsim/ASSUME-R4.v (/tb_ASSUME_R4/uut)
                                                                                                                                                                                                                                                                                                _ 🗇 ×
D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/simulation/modelsim/ASSUME-R4.v (/tb_ASSUME_R4/uut) - Default
                                                                                                                                                                                                                                                                                                     - + # ×
  module ASSUME_R4_DP(input [7:0] in, input clk, rst, ldx, ldA, ldR, MSBrst, inSrcx, inSrcA, Xsrc, output [31:0] result);
//defining our registers and their load and reset inputs
                                                                                                                                                                                                                                                                                               | Now 対 ▶
                 '/defining our registers :
reg [16:0] Xreg;
reg [15:0] Areg, ResMSB;
wire [16:0] Xrin;
wire [15:0] Arin, Resrin;
  always @(posedge clk, posedge MSBrst) begin
if (MSBrst) ResMSB<=16'b0;</pre>
                            else begin
                                                   end
                end
//defining the multiplexers that select our registers inputs
wire [16:0] Xin;
wire [15:0] sum, PP;
wire [2:0] ReENC;
wire [14:0] SRR;
assign SRR = (Kreg >> 2);
assign XIn = inSrcx ? [in, Areg[8:0]] : [8'b0, in, 1'b0];
assign XIn = inSrcx ? [in, Areg[7:0]] : [Areg[18:8], in];
assign XIT = inSrcx ? [in, Areg[7:0]] : [Areg[18:8], in];
assign FP = RAENC = 3'b000? o -Areg
:RAENC == 3'b010? Areg
:RAENC == 3'b011? Areg <<< 1)
:RAENC == 3'b011? (Areg <<< 1)
:RAENC == 3'b010? 16'b0
: 16'bX;
                 : 16'bx;
//defining the LUT as an array (which determines the select of our PP MUX
                                                                                                                                                                                                                                                                                    Ln: 66 Col: 0
```

#### Controller

```
Demodelsim_ase/Projects/ArianMohammad - DLD Lab_2/simulation/modelsim/ASSUME_R4/utt)

Property of the Community Window Help

Demodels assume as the Community Window Models as the Communi
```


### **Verilog Code of Design's Test Bench**

```
D/modelsim_ase/Projects/ArianMohammad -DLD_Lab_2/simulation/modelsim/ASSUME-R4_TBv (/tb_ASSUME_R4)


| Project | Proj
```

#### **Simulation output of above Design**


#### **Signed number Multiplication**



# **Unsigned number Multiplication**




# **Modified Top Level of previous RTL Design**



# **Modified Controller of previous RTL Design**


### **Quartus RTL viewer output**



### **Quartus output Verilog code**

# **Quartus Verilog output Test Bench**

# **FPGA** output



Inputs are 3 and 4.

As you can see in above image, product of inputs (3 and 4) is shown on FPGA's seven segments