

# **FPGA – based Embedded System Desgin**

## **CA #1**

**Name: Mohammad**


**Last name: Taghizadeh Givari**

**Student No: 810198373**

## **Contents**

<b>1. Introduction.....</b>	<b>2</b>
<b>2. Verilog code of FIR Filter.....</b>	<b>3</b>
<b>3. Simulation verification of FIR Filter.....</b>	<b>6</b>
<b>4. Assertion verification of FIR Filter.....</b>	<b>8</b>
<b>5. Synthesize of FIR Filter in Quartus.....</b>	<b>12</b>

# Introduction



With assertion of `input_valid`, calculation starts so at first we reset the previous output, then in a loop, we multiply  $b[k]$  by  $x[n - k]$ .  $k$  is determined with `coefficient_select` which is the output of a counter which counts coefficients till the end. We need to measure summation of multiplications so we use a looped back adder which accumulates the multiplications and make the correct output.

# Verilog code of FIR Filter


## 1. Top Module

```
D:/modelsim_ase/Projects/FIR_Filter.v
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/FIR_Filter.v - Default
Ln#
1 module FIR_Filter(clk, reset, FIR_input, input_valid, FIR_output, output_valid);
2     parameter LENGTH = 8;
3     parameter WIDTH_OF_INPUT_DATA = 8;
4     parameter WIDTH_OF_OUTPUT_DATA = 8;
5     input clk, reset, input_valid;
6     output output_valid;
7     input [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_input;
8     output [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
9
10    wire Load_FIR_input, reset_FIR_output, shift_enable;
11    wire [LENGTH - 1 : 0] Filter_coefficient_select;
12
13    FIR_DataPath #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) Data_Path(.clk(clk), .reset(reset), .FIR_input(FIR_input), .Load_FIR_input(Load_FIR_input), .Filter_coefficient_select(Filter_coefficient_select), .reset_FIR_output(reset_FIR_output), .shift_enable(shift_enable), .FIR_output(FIR_output), .output_valid(output_valid));
14    FIR_CU #(LENGTH) CU(.clk(clk), .reset(reset), .input_valid(input_valid), .Filter_coefficient_select(Filter_coefficient_select), .Load_FIR_input(Load_FIR_input), .reset_FIR_output(reset_FIR_output), .shift_enable(shift_enable), .FIR_output(FIR_output), .output_valid(output_valid));
15
16 endmodule
Ln: 4 Col: 0
```

## 2. Data Path

```
D:/modelsim_ase/Projects/FIR_DataPath.v
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/FIR_DataPath.v - Default
Ln#
1 module FIR_DataPath(clk, reset, FIR_input, Load_FIR_input, Filter_coefficient_select, shift_enable, reset_FIR_output, FIR_output);
2     parameter LENGTH = 8;
3     parameter WIDTH_OF_INPUT_DATA = 8;
4     parameter WIDTH_OF_OUTPUT_DATA = 8;
5     input clk, reset, Load_FIR_input, shift_enable, reset_FIR_output;
6     input [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_input;
7     input [WIDTH_OF_INPUT_DATA - 1 : 0] Filter_coefficient_select;
8     output [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
9
10    reg signed [WIDTH_OF_INPUT_DATA - 1 : 0] coefficients [0 : LENGTH - 1];
11
12    initial
13    begin
14        $readmemb("coeffs.txt", coefficients);
15    end
16
17    wire [WIDTH_OF_INPUT_DATA - 1 : 0] x [LENGTH - 1 : 0];
18    wire [(2 * WIDTH_OF_INPUT_DATA) - 1 : 0] output_of_multiplier;
19    wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] sign_extended_output_of_multiplier;
20    wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] temporary_result;
21
22    genvar n;
23    generate
24    for(n = LENGTH; n > 0; n = n - 1)
25    begin
26        Register_D_Flip_Flop #(WIDTH_OF_INPUT_DATA) register(.clk(clk), .reset(reset), .load(Load_FIR_input), .D(FIR_input), .Q(x[n - 1]));
27    end
28    else
29        Register_D_Flip_Flop #(WIDTH_OF_INPUT_DATA) register(.clk(clk), .reset(reset), .load(shift_enable), .D(x[n]), .Q(x[n - 1]));
30    endgenerate
31
32    Pipe_Line_Multiplier #(WIDTH_OF_INPUT_DATA) Mult(.A_input(x[LENGTH - 1 - Filter_coefficient_select]), .B_input(coefficients[Filter_coefficient_select]), .output_of_multiplier(output_of_multiplier));
33
34    Sign_Extension #(2 * WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) sign_extension(.input_data(output_of_multiplier), .output_data(sign_extended_output_of_multiplier));
35
36    Register_D_Flip_Flop #(WIDTH_OF_OUTPUT_DATA) temp_result(.clk(clk), .reset(reset_FIR_output), .load(1), .D(FIR_output + sign_extended_output_of_multiplier), .Q(FIR_output));
37
38 endmodule
Ln: 4 Col: 0
```

### 3. Controller




The screenshot shows a Verilog code editor window titled "D:/modelsim\_ase/Projects/FIR\_CU.v (/FIR\_Test\_Bench/FIR\_CU)". The code defines a module named FIR\_CU with the following structure:

```
1 module FIR_CU(clk, reset, input_valid, Filter_coefficeint_select, Load_FIR_input, reset_FIR_output, output_valid, shift_enable);
2     parameter LENGTH = 8;
3     input clk, reset, input_valid;
4     output reg Load_FIR_input, reset_FIR_output, output_valid, shift_enable;
5     output reg [LENGTH - 1 : 0] Filter_coefficeint_select;
6
7     wire co_of_Filter_coefficeint_selector_counter;
8     reg [1 : 0] ns, ps;
9     parameter [1 : 0] Idle = 2'b00, Reset_FIR_output = 2'b01, Calc = 2'b10, Output_Ready = 2'b11;
10
11     always @(input_valid, ps, co_of_Filter_coefficeint_selector_counter) begin
12         (Load_FIR_input, reset_FIR_output, output_valid, shift_enable) = 4'b0;
13         case (ps)
14             Idle: begin ns = input_valid ? Reset_FIR_output : Idle; Load_FIR_input = input_valid ? 1 : 0; end
15             Reset_FIR_output: begin ns = Calc; reset_FIR_output = 1; end
16             Calc: begin ns = co_of_Filter_coefficeint_selector_counter ? Output_Ready : Calc; end
17             Output_Ready: begin ns = Idle; output_valid = 1; shift_enable = 1; Filter_coefficeint_select = 0; end
18             default: begin ns = Idle; Filter_coefficeint_select = 0; end
19         endcase
20     end
21
22     always @(posedge clk, posedge reset) begin
23
24         if (reset)
25             ps <= 0;
26         else begin
27             ps <= ns;
28         end
29
30         if (ps == Calc)
31             Filter_coefficeint_select = Filter_coefficeint_select + 1;
32     end
33
34     assign co_of_Filter_coefficeint_selector_counter = (Filter_coefficeint_select >= LENGTH - 1) ? 1 : 0;
35
36 endmodule
```

## Side Modules

### 1. Sign Extension



The screenshot shows a Verilog code editor window titled "D:/modelsim\_ase/Projects/Sign\_Extension.v". The code defines a module named Sign\_Extension with the following structure:

```
1 module Sign_Extension(input_data, output_data);
2     parameter WIDTH_OF_INPUT_DATA = 8;
3     parameter WIDTH_OF_OUTPUT_DATA = 8;
4     input [WIDTH_OF_INPUT_DATA - 1 : 0] input_data;
5     output [WIDTH_OF_OUTPUT_DATA - 1 : 0] output_data;
6
7     wire [(WIDTH_OF_OUTPUT_DATA - WIDTH_OF_INPUT_DATA) - 1 : 0] extension_of_sign_bit;
8
9     genvar i;
10
11     generate
12
13         for (i = 0; i < WIDTH_OF_OUTPUT_DATA - WIDTH_OF_INPUT_DATA; i = i + 1) :
14             assign extension_of_sign_bit[i] = input_data[WIDTH_OF_INPUT_DATA - 1];
15
16     endgenerate
17
18     assign output_data = {extension_of_sign_bit, input_data};
19
20 endmodule
```

## 2. Pipe Line Multiplier

```
Dz/modelsim_ase/Projects/Pipe_Line_Multiplier.v
File Edit View Tools Bookmarks Window Help
Dz/modelsim_ase/Projects/Pipe_Line_Multiplier.v - Default
Ln#
1 module Pipe_Line_Multiplier(A_input, B_input, output_of_multiplier);
2     parameter WIDTH = 8;
3     input [WIDTH - 1 : 0] A_input, B_input;
4     output [(2 * WIDTH) - 1 : 0] output_of_multiplier;
5
6     wire [WIDTH - 1 : 0] absolute_value_of_A_input, absolute_value_of_B_input, ArBr, ArBl, AlBr, AlBl, ArBl_plus_AlBr;
7     wire co_of_ArBl_plus_AlBr, co_of_first_adder, co_of_second_adder;
8     wire [(2 * WIDTH) - 1 : 0] absolute_value_of_output_of_multiplier;
9
10    assign absolute_value_of_A_input = A_input[WIDTH - 1] ? ~(A_input) + 1 : A_input;
11    assign absolute_value_of_B_input = B_input[WIDTH - 1] ? ~(B_input) + 1 : B_input;
12
13    assign ArBr = absolute_value_of_A_input[(WIDTH / 2) - 1 : 0] * absolute_value_of_B_input[(WIDTH / 2) - 1 : 0];
14    assign ArBl = absolute_value_of_A_input[(WIDTH / 2) - 1 : 0] * absolute_value_of_B_input[WIDTH - 1 : WIDTH / 2];
15    assign AlBr = absolute_value_of_A_input[WIDTH - 1 : WIDTH / 2] * absolute_value_of_B_input[(WIDTH / 2) - 1 : 0];
16    assign AlBl = absolute_value_of_A_input[WIDTH - 1 : WIDTH / 2] * absolute_value_of_B_input[WIDTH - 1 : WIDTH / 2];
17
18    assign [co_of_ArBl_plus_AlBr, ArBl_plus_AlBr] = ArBl + AlBr;
19
20    assign absolute_value_of_output_of_multiplier[(WIDTH / 2) - 1 : 0] = ArBr[(WIDTH / 2) - 1 : 0];
21    assign [co_of_first_adder, absolute_value_of_output_of_multiplier[WIDTH - 1 : WIDTH / 2]] = ArBl_plus_AlBr[(WIDTH / 2) - 1 : 0] + ArBr[WIDTH - 1 : WIDTH / 2];
22    assign [co_of_second_adder, absolute_value_of_output_of_multiplier[(3 * (WIDTH / 2)) - 1 : WIDTH]] = ArBl_plus_AlBr[WIDTH - 1 : WIDTH / 2] + AlBl[(WIDTH / 2) - 1 : 0] + co_of_first_adder;
23    assign absolute_value_of_output_of_multiplier[(2 * WIDTH) - 1 : 3 * (WIDTH / 2)] = AlBl[WIDTH - 1 : WIDTH / 2] + co_of_ArBl_plus_AlBr + co_of_second_adder;
24
25    assign output_of_multiplier = [A_input[WIDTH - 1] * B_input[WIDTH - 1]] ? ~(absolute_value_of_output_of_multiplier) + 1 : absolute_value_of_output_of_multiplier;
26
27 endmodule
Ln: 4 Col: 0
```

## 3. Register

```
Dz/modelsim_ase/Projects/Register_D_Flip_Flop.v
File Edit View Tools Bookmarks Window Help
Dz/modelsim_ase/Projects/Register_D_Flip_Flop.v - Default
Ln#
1 module Register_D_Flip_Flop(clk, reset, load, D, Q);
2     parameter WIDTH = 8;
3     input clk, reset, load;
4     input [WIDTH - 1 : 0] D;
5     output reg [WIDTH - 1 : 0] Q;
6
7     always @(posedge clk, posedge reset) begin
8         if(reset)
9             Q <= 0;
10        else begin
11            if(load)
12                Q <= D;
13        end
14    end
15
16 endmodule
17
Ln: 3 Col: 0
```


# Simulation verification of FIR Filter

## 1. Test Bench of FIR Filter


```
D:/modelsim_ase/Projects/FIR_TestBench.v (/FIR_Test_Bench)
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/FIR_TestBench.v (/FIR_Test_Bench) - Default
Ln#
1 timescale 1ns/1ns
2
3 module FIR_Test_Bench();
4     parameter LENGTH = 64;
5     parameter WIDTH_OF_INPUT_DATA = 16;
6     parameter WIDTH_OF_OUTPUT_DATA = 32;
7     parameter NUMBER_OF_INPUTS = 1000;
8     parameter POSITION_OF_FIXED_POINT_IN_INPUT_SIGNAL = 15;
9     parameter POSITION_OF_FIXED_POINT_IN_OUTPUT_SIGNAL = 30;
10
11     reg clk, reset, input_valid;
12     reg [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_input;
13     reg [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_inputs [0 : NUMBER_OF_INPUTS];
14     reg [WIDTH_OF_OUTPUT_DATA - 1 : 0] expected_outputs [0 : NUMBER_OF_INPUTS];
15     wire output_valid;
16     wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
17     integer i;
18
19     FIR_Filter #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
20
21     initial
22     begin
23         $readmemb("inputs.txt", FIR_inputs);
24     end
25
26     initial
27     begin
28         $readmemb("outputs.txt", expected_outputs);
29     end
30
31     always #10 clk = ~clk;
32
33     initial begin
34
35         clk = 0; reset = 1; input_valid = 0;
36         #20 reset = 0;
37
38         for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
39
40
41
42
43
44
45
46
47
48
49
Ln: 4 Col: 0 READ
```

```
D:/modelsim_ase/Projects/FIR_TestBench.v (/FIR_Test_Bench)
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/FIR_TestBench.v (/FIR_Test_Bench) - Default
Ln#
12 reg [WIDTH_OF_OUTPUT_DATA - 1 : 0] expected_outputs [0 : NUMBER_OF_INPUTS];
13 wire output_valid;
14 wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
15 integer i;
16
17 FIR_Filter #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
18
19 initial
20 begin
21     $readmemb("inputs.txt", FIR_inputs);
22 end
23
24 initial
25 begin
26     $readmemb("outputs.txt", expected_outputs);
27 end
28
29 always #10 clk = ~clk;
30
31 initial begin
32
33     clk = 0; reset = 1; input_valid = 0;
34     #20 reset = 0;
35
36     for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
37     begin
38         @(posedge clk);
39         FIR_input = FIR_inputs[i];
40         input_valid = 1;
41         #20 input_valid = 0;
42         wait(output_valid == 1);
43     end
44
45     $stop;
46 end
47
48 endmodule
49
Ln: 4 Col: 0
```

## 1. Wave form of Test Bench of FIR Filter




As you see 7<sup>th</sup> output of FIR Filter is equal to expected output of 7<sup>th</sup> FIR input.



As you see 20<sup>th</sup> output of FIR Filter is equal to expected output of 20<sup>th</sup> FIR input.

# Assertion verification of FIR Filter


**Assertion 1:** With assertion of input\_valid, input must be loaded by asserting Load\_FIR\_input.



The screenshot shows a Verilog code editor window titled "D:/modelsim\_ase/SystemVerilog - QuestaSim/Projects/FIR\_Filter\_CU\_assertion\_verification\_1.sv". The code defines a module named "check\_if\_idle\_state\_of\_CU\_works\_correctly" with inputs "clk", "input\_valid", and "Load\_FIR\_input". It includes a property "pr" that asserts "input\_valid" implies "Load\_FIR\_input" on the rising edge of "input\_valid". An assertion "Loading\_FIR\_input" is also defined, which checks the property "pr" on the rising edge of "clk". If the property is violated, it displays a message: "input valid rose but FIR input didn't Load".

```
1 module check_if_idle_state_of_CU_works_correctly(clk, input_valid, Load_FIR_input):
2     input clk, input_valid, Load_FIR_input;
3
4     property pr:
5         $rose(input_valid) |> $rose(Load_FIR_input);
6     endproperty
7
8     Loading_FIR_input: assert property(@(posedge clk) (pr)) else $display("input valid rose but FIR input didn't Load");
9
10 endmodule
```

**Assertion 2:** With assertion of input\_valid, calculation of FIR output must be started so previous FIR output must be reset in next clock.




The screenshot shows a Verilog code editor window titled "D:/modelsim\_ase/SystemVerilog - QuestaSim/Projects/FIR\_Filter\_CU\_assertion\_verification\_2.sv". The code defines a module named "check\_if\_CU\_goes\_from\_Idle\_state\_to\_Reset\_FIR\_output\_state\_correctly" with inputs "clk", "input\_valid", and "reset\_FIR\_output". It includes a property "pr" that asserts "input\_valid" implies "reset\_FIR\_output" on the rising edge of "input\_valid". An assertion "Resetting\_FIR\_output" is also defined, which checks the property "pr" on the rising edge of "clk". If the property is violated, it displays a message: "input valid rose but FIR output didn't reset".

```
1 module check_if_CU_goes_from_Idle_state_to_Reset_FIR_output_state_correctly(clk, input_valid, reset_FIR_output):
2     input clk, input_valid, reset_FIR_output;
3
4     property pr:
5         $rose(input_valid) |> ##1 $rose(reset_FIR_output);
6     endproperty
7
8     Resetting_FIR_output: assert property(@(posedge clk) (pr)) else $display("input valid rose but FIR output didn't reset");
9
10 endmodule
```




**Assertion 3:** Whenever Filter coefficient reaches the end and multiplications of all coefficients are calculated, output is ready and output\_valid must be asserted.




```
1 module check_if_Calc_state_of_CU_works_correctly(clk, Filter_coefficient_select, output_valid);
2     parameter LENGTH = 8;
3     input [LENGTH - 1 : 0] Filter_coefficient_select;
4     input clk, output_valid;
5
6     property pr:
7         $Filter_coefficient_select |-> ##1 $rose(output_valid);
8     endproperty
9
10    Counting_coefficients_to_make_the_correct_output: assert property(@(posedge clk) (pr)) else $display("Filter coefficients counter reached the end but output valid didn't rise");
11
12 endmodule
```

**Assertion 4:** With assertion of output\_valid, values of shift register must be shifted for calculation next outputs so shift\_enable must be asserted.




```
1 module check_if_Output_Ready_state_of_CU_works_correctly(clk, output_valid, shift_enable);
2     input clk, output_valid, shift_enable;
3
4     property pr:
5         $rose(output_valid) |-> $rose(shift_enable);
6     endproperty
7
8     Enable_shift_to_shift_the_values_in_shift_register: assert property(@(posedge clk) (pr)) else $display("output valid rose but shift didn't enabled to shift values in shift register");
9
10 endmodule
```

**Assertion 5:** checks if output of FIR filter is correct and equal to expected output of FIR filter.



```
Ln#
12 wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
13 integer i;
14
15 FIR_Filter #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
16
17 initial
18 begin
19     $readmemb("inputs.txt", FIR_inputs);
20 end
21
22 initial
23 begin
24     $readmemb("outputs.txt", expected_outputs);
25 end
26
27 always #10 clk = ~clk;
28
29 initial begin
30
31     clk = 0; reset = 1; input_valid = 0;
32     #20 reset = 0;
33
34     for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
35     begin
36         @(posedge clk);
37         FIR_input = FIR_inputs[i];
38         input_valid = 1;
39         #20 input_valid = 0;
40         wait(output_valid == 1);
41         assert(FIR_output == expected_outputs[i] else $display("FIR output is incorrect"));
42     end
43
44 $stop;
45
46 end
47
48
49 endmodule
```

## Binding Assertions



```
Ln#
1 module FIR_Filter(clk, reset, FIR_input, input_valid, FIR_output, output_valid);
2     parameter LENGTH = 8;
3     parameter WIDTH_OF_INPUT_DATA = 8;
4     parameter WIDTH_OF_OUTPUT_DATA = 8;
5     input clk, reset, input_valid;
6     output output_valid;
7     input [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_input;
8     output [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
9
10    wire Load_FIR_input, reset_FIR_output, shift_enable;
11    wire [LENGTH - 1 : 0] Filter_coefficient_select;
12
13    FIR_DataPath #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) Data_Path(.clk(clk), .reset(reset), .FIR_input(FIR_input), .Load_FIR_input(Load_FIR_input), .Filter_coefficient_select
14    FIR_CU #(LENGTH) CU(.clk(clk), .reset(reset), .input_valid(input_valid), .Filter_coefficient_select(Filter_coefficient_select), .Load_FIR_input(Load_FIR_input), .reset_FIR_output(reset
15
16    check_if_Idle_state_of_CU_works_correctly property_1(.clk(clk), .input_valid(input_valid), .Load_FIR_input(Load_FIR_input));
17    check_if_CU_goes_from_Idle_state_to_Reset_FIR_output_state_correctly property_2(.clk(clk), .input_valid(input_valid), .reset_FIR_output(reset_FIR_output));
18    check_if_Calc_state_of_CU_works_correctly #(LENGTH) property_3(.clk(clk), .Filter_coefficient_select(Filter_coefficient_select), .output_valid(output_valid));
19    check_if_Output_Ready_state_of_CU_works_correctly property_4(.clk(clk), .output_valid(output_valid), .shift_enable(shift_enable));
20
21    bind CU check_if_Idle_state_of_CU_works_correctly bind_property_1(.clk(clk), .input_valid(input_valid), .Load_FIR_input(Load_FIR_input));
22    bind CU check_if_CU_goes_from_Idle_state_to_Reset_FIR_output_state_correctly bind_property_2(.clk(clk), .input_valid(input_valid), .reset_FIR_output(reset_FIR_output));
23    bind CU check_if_Calc_state_of_CU_works_correctly bind_property_3(.clk(clk), .Filter_coefficient_select(Filter_coefficient_select), .output_valid(output_valid));
24    bind CU check_if_Output_Ready_state_of_CU_works_correctly bind_property_4(.clk(clk), .output_valid(output_valid), .shift_enable(shift_enable));
25
26 endmodule
```

## Testing FIR Filter by assertions

```
D:/modelsim_ase/SystemVerilog - QuestaSim/Projects/FIR_Filter_assertion_verification.sv
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/SystemVerilog - QuestaSim/Projects/FIR_Filter_assertion_verification.sv - Default
Ln#
1 module FIR_Filter_assertion_verification();
2     parameter LENGTH = 64;
3     parameter WIDTH_OF_INPUT_DATA = 16;
4     parameter WIDTH_OF_OUTPUT_DATA = 38;
5     parameter NUMBER_OF_INPUTS = 1000;
6
7     reg clk, reset, input_valid;
8     reg [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_input;
9     reg [WIDTH_OF_INPUT_DATA - 1 : 0] FIR_inputs [0 : NUMBER_OF_INPUTS];
10    reg [WIDTH_OF_OUTPUT_DATA - 1 : 0] expected_outputs [0 : NUMBER_OF_INPUTS];
11    wire output_valid;
12    wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
13    integer i;
14
15    FIR_Filter #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
16
17    initial
18    begin
19        $readmemb("inputs.txt", FIR_inputs);
20    end
21
22    initial
23    begin
24        $readmemb("outputs.txt", expected_outputs);
25    end
26
27    always #10 clk = ~clk;
28
29    initial begin
30
31        clk = 0; reset = 1; input_valid = 0;
32        #20 reset = 0;
33
34        for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
35            begin
36                @(posedge clk);
37                FIR_input = FIR_inputs[i];
38                input_valid = 1;
39            end
40    end
```


```
D:/modelsim_ase/SystemVerilog - QuestaSim/Projects/FIR_Filter_assertion_verification.sv
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/SystemVerilog - QuestaSim/Projects/FIR_Filter_assertion_verification.sv - Default
Ln#
12 wire [WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
13 integer i;
14
15 FIR_Filter #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
16
17 initial
18 begin
19     $readmemb("inputs.txt", FIR_inputs);
20 end
21
22 initial
23 begin
24     $readmemb("outputs.txt", expected_outputs);
25 end
26
27 always #10 clk = ~clk;
28
29 initial begin
30
31     clk = 0; reset = 1; input_valid = 0;
32     #20 reset = 0;
33
34     for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
35         begin
36             @(posedge clk);
37             FIR_input = FIR_inputs[i];
38             input_valid = 1;
39             #20 input_valid = 0;
40             wait(output_valid == 1);
41             assert(FIR_output == expected_outputs[i]) else $display("FIR output is incorrect");
42         end
43
44     $stop;
45 end
46
47
48 endmodule
49
```

Assertions													
File Edit View Add Bookmarks Window Help													
Assertions													
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	0	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	0	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	-	✓
▲ /FIR_Filter_asserti...	Immediate	SVA	on	0	1	-	-	-	-	-	off	-	✓

As you see all assertions are passed and there is no failure on assertions.

# Synthesize of FIR Filter in Quartus

## 1. Maximum Frequency of synthesized FIR Filter with length 50



Quartus Prime Lite Edition - D:/modelsim\_ase/Projects/FIR\_Filter\_Len\_50/FIR\_Filter\_Len\_50 - FIR\_Filter\_Len\_50

File Edit View Project Assignments Processing Tools Window Help

Tasks: Compile Design, Analysis & Synthesis, Edit Settings, View Report, Analysis & Elaboration, Partition Merge, Netlist Viewers

Project Navigator: Files

Table of Contents: Incremental Compilation, Pin-Out File, Resource Section, I/O Rules Section, Device Options, Operating Settings and Messages, Suppressed Messages, Assembler, Timing Analyzer, Summary, Parallel Compilation, Clocks, Slow 1200mV 125C Model Fmax Summary


Slow 1200mV 125C Model Fmax Summary

Fmax	Restricted Fmax	Clock Name	Note
140.98 MHz	140.98 MHz	clk	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if

Messages: 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM\_PARALLEL\_PROCESSORS in your... 204019 Generated file FIR\_Filter\_Len\_50.vo in folder "D:/modelsim\_ase/Projects/FIR\_Filter\_Len\_50/simulation/modelsim/" for EDA simulation tool... Quartus Prime EDA Netlist writer was successful. 0 errors, 1 warning... 293000 Quartus Prime Full compilation was successful. 0 errors, 55 warnings

## Number of Flip Flops and registers of synthesized FIR Filter with length 50



Quartus Prime Lite Edition - D:/modelsim\_ase/Projects/FIR\_Filter\_Len\_50/FIR\_Filter\_Len\_50 - FIR\_Filter\_Len\_50

File Edit View Project Assignments Processing Tools Window Help

Tasks: Compile Design, Analysis & Synthesis, Edit Settings, View Report, Analysis & Elaboration, Partition Merge, Netlist Viewers

Project Navigator: Files

Table of Contents: Analysis & Synthesis, Fitter, Summary, Settings, Parallel Compilation, Incremental Compilation, Pin-Out File, Resource Section, I/O Rules Section, Device Options, Operating Settings and Messages, Suppressed Messages, Assembler, Timing Analyzer

Fitter Summary

Fitter Status	Successful - Fri Oct 14 12:20:51 2022
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	FIR_Filter_Len_50
Top-level Entity Name	FIR_Filter
Family	Cyclone IV E
Device	EP4CE6E22A7
Timing Models	Final
Total logic elements	171 / 6,272 (3 %)
Total registers	4
Total pins	34 / 92 (37 %)
Total virtual pins	0
Total memory bits	0 / 276,480 (0 %)
Embedded Multiplier 9-bit elements	0 / 30 (0 %)
Total PLLs	0 / 2 (0 %)

Messages: 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM\_PARALLEL\_PROCESSORS in your... 204019 Generated file FIR\_Filter\_Len\_50.vo in folder "D:/modelsim\_ase/Projects/FIR\_Filter\_Len\_50/simulation/modelsim/" for EDA simulation tool... Quartus Prime EDA Netlist writer was successful. 0 errors, 1 warning... 293000 Quartus Prime Full compilation was successful. 0 errors, 55 warnings

## 2. Maximum Frequency of synthesized FIR Filter with length 100

The screenshot displays the Quartus Prime Lite Edition interface. The main window shows the 'Compilation Report - FIR\_Filter\_Len\_100'. The 'Table of Contents' pane on the left lists various report sections, with 'Slow 1200mV 125C Model Fmax Summary' selected. The 'Fmax Summary' table shows the maximum frequency (Fmax) as 96.29 MHz, restricted Fmax as 96.29 MHz, and the clock name as 'clk'. A red arrow points to the 'Fmax' value. The 'Messages' pane at the bottom shows a warning about the number of processors and a successful compilation message.

Fmax	Restricted Fmax	Clock Name	Note
1 96.29 MHz	96.29 MHz	clk	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if

System (1) Processing (240)

## Number of Flip Flops and registers of synthesized FIR Filter with length 100

The screenshot displays the Quartus Prime Lite Edition interface. The main window shows the 'Compilation Report - FIR\_Filter\_Len\_100'. The 'Table of Contents' pane on the left lists various report sections, with 'Fitter Summary' selected. The 'Fitter Summary' table shows the total logic elements as 338 / 6,272 (5 %) and the total registers as 4. A red box highlights these two rows. The 'Messages' pane at the bottom shows a warning about the number of processors and a successful compilation message.

Item	Value
Fitter Status	Successful - Fri Oct 14 18:37:16 2022
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	FIR_Filter_Len_100
Top-level Entity Name	FIR_Filter
Family	Cyclone IV E
Device	EP4CE6E22A7
Timing Models	Final
Total logic elements	338 / 6,272 (5 %)
Total registers	4
Total pins	58 / 92 (63 %)
Total virtual pins	0
Total memory bits	0 / 276,480 (0 %)
Embedded Multiplier 9-bit elements	0 / 30 (0 %)
Total PLLs	0 / 2 (0 %)

System (1) Processing (240)

As you see as length of FIR Filter increases, number of registers and logical elements increase and Fmax decreases.

With increasing length, number of coefficients increases, so length of the shift register and registers which store values of coefficients increases, so number of registers and logical elements increases.

With increasing number of registers and logical elements, delay of FIR Filter increases and it leads to lower Fmax.

**To achieve higher maximum frequency, we can change parameters which are related to placing and routing. To do this, follow the path shown in below images:**

