FPGA – based Embedded System Design LAB #1

Group Members

Mohammad Taghizadeh Givari 810198373


Zeinab Saeedi 810198411

Amin Aroufzad 810198538


Contents

1. UART Implementation	2
Baud Tick Generator Implementation	
Asynchronous Transmitter Implementation	
Asynchronous Receiver Implementation	
UART (Top Level) Implementation and Verification	8
2. FIR Module (Top Level) Implementation	16
Data Path and Controller Implementation	16
FIR Module (Top Level) Implementation and Verification	21
3. In-Text Questions Answers	28


Baud Tick Generator Implementation



Whenever Baud_Tick_enable is activated, Baud Tick Generator simply counts up to {clock frequency / (Baud Rate × over sampling rate)}, to make the Baud Tick frequency {Baud Rate × over sampling rate}, then it asserts the output just for 1 clock. At the end it repeats this countlessly until Baud_Tick_enable is deactivated.





Asynchronous Transmitter Implementation




First we use the Baud Tick Generator to create Transmitter Tick(TxD_Tick) signal. Whenever TxD_Start is activated, transmission starts:

- 1. start bit, which is 0, is sent.
- 2. In the next 8 Transmitter's clocks, data is sent respectively. To specify the nth bit we just shift the data n times, The LSB of the data is the nth bit of our data which is about to be sent.
- 3. At the end stop bit, which is 1, is sent.







Asynchronous Receiver Implementation



First we use the Baud Tick Generator to create Receiver Tick(RxD_Tick) signal. To oversample, oversampling parameter is set to 4 so that data is sampled 4 times between each 2 Transmitter's clocks. The third sample is considered as the received data.


- 1. start bit, which is 0, is received.
- 2. In the next 8 Transmitter's clock, data is received respectively. In fact the third sampled data between each two Transmitter's clocks is considered as the received data.
- 3. At the end stop bit, which is 1, is received and RxD_data_ready is activated.





UART (Top Level) Implementation


We simply put Asynchronous Transmitter and Asynchronous Receiver together to make UART module:



UART (Top Level) Verification

To test the UART module, the RxD_data port of UART, which is the received data, is connected to the TxD_data port, which specifies the data that is going to be transmitted by UART. So UART module sends all its received data thus it is expected that UART module echoes whatever it receives.

Quartus Synthesized UART Test




UART Verilog Test Bench

To test UART module, data is transferred to UART by the Asynchronous Transmitter. We send 2 different data and expect the UART module to echoes the same data through its TxD port.

```
D/modelsm_ass/Projects/UARI_TestBenchy (UARI_TestBench)


| Projected | Internation | I
```





As you can see, Transmission_data is received in serially on RxD port. Then UART sends the same data serially through TxD port. This is true for both 2 different data. This indicates that UART module (including transmitter and receiver) works properly.


FPGA's results


As you can see, in all below images, received data is the same as transmitted data which shows that the FPGA that is programmed by our UART module receives and sends correctly.



















FIR Module (Top Level) Implementation

Data Path and Controller Implementation


Data Path:



- 1. First UART's Asynchronous Receiver receives the input of FIR Module.
- 2. Received input is stored in 2 8-bit registers (D Flip Flop).
- 3. Now main FIR Filter unit has its input (input_valid is asserted) and after a few clock cycles FIR Filter output is calculated (output_valid is asserted).
- 4. Calculated output is stored in 2 8-bit registers (D Flip Flop).
- 5. At the end UART's Asynchronous Transmitter sends the output of FIR Module.



Controller:



Receive input MSB: Whenever RxD_data_ready is asserted 8 bits of input data are received by UART's Asynchronous Receiver, which is the MSB of the input, so Load_FIR_In_MSB is asserted to store the received data.


Receive input LSB: Again whenever RxD_data_ready is asserted 8 bits of input data are received by UART's Asynchronous Receiver, which is the LSB of the input, so Load_FIR_In_MSB is asserted to store the received data.

Valid FIR input and start calculation: Now main FIR unit input is ready so input_valid is asserted.


Load FIR output and start sending: After a few clock cycles FIR Filter output is calculated (output_valid is asserted), so Load_FIR_Out is asserted to store the main FIR Filter unit output.

Send output MSB: TxD_select is set to 1 to send the MSB of FIR Filter output and Txd_start is asserted. Whenever Txd_busy gets 0 the MSB of FIR Filter output will be sent.

Send output LSB: TxD_select is set to 0 to send the LSB of FIR Filter output and Txd_start is asserted. Whenever Txd_busy gets 0 the LSB of FIR Filter output will be sent.



FIR Module (Top Level)




FIR Module (Top Level) Implementation


FIR Module (Top Level) Implementation and Verification


To test FIR Module (Top Level), inputs are read from "inputs.txt" then, in a loop data is transferred to FIR Module by the Asynchronous Transmitter, First MSB of input data is transferred then LSB. Finally we expect the FIR module to send the correct outputs (shown in "outputs.txt") through its TxD port.

Quartus Synthesized FIR Module (Top Level)





To test FIR Module (Top Level), inputs are read from "inputs.txt" then, in a loop data is transferred to FIR Module by the Asynchronous Transmitter, First MSB of input data is transferred then LSB. Finally we expect the FIR module to send the correct outputs (shown in "outputs.txt") through its TxD port.







As you can see, the FIR Module output (FIR_output) is "100010101111101" for first input (i = 1) which is equal to the first expected output shown in the first line of "outputs.txt" (see below image). Finally you see that the FIR Module output is sent through the TxD port serially (First the MSB of output is sent then the LSB).






As you can see, the FIR Module output (FIR_output) is "0001001111101001" for second input (i = 2) which is equal to the second expected output shown in the second line of "outputs.txt" (see below image). Finally you see that the FIR Module output is sent through the TxD port serially (First the MSB of output is sent then the LSB).






As you can see, the FIR Module output (FIR_output) is "1011111011011100" for fourth input (i = 4) which is equal to the fourth expected output shown in the fourth line of "outputs.txt" (see below image). Finally you see that the FIR Module output is sent through the TxD port serially (First the MSB of output is sent then the LSB).



FPGA's results


As you can see, in below image, FPGA which is programmed by our FIR Module sends the output of FIR Module (Top Level) and the output is received and stored in "output" variable by MATLAB code (shown below).



```
EDTOR PUBLICH VEW Neer! Neer!
```

In-Text Questions Answers

Step 1 Questions



The code in line 26 says that:

Create a clock signal with the following properties:

Clock signal's name: "CLK_50"

Period: 20 ns (so the frequency is 1/20 ns which is 50 MHz)

This clock signal is assigned to "CLOCK_50" port

Rise time: 0 ns

Fall time: 0 ns

There are other constrains such as tsu/th, tco and tpd that can be added to clock signal's constrains.

In-Text Questions Answers

Step 2 Questions

Routing

Routing of clock signal on FPGA's PCB is different from other signals due to the higher frequency of the clock signal. At high frequency, the impedance of capacitor and inductor changes so it needs different routing unless the different value of impedance of capacitors and inductors of clock's routing will affect the quality of the clock signal including its skew, frequency and etc. the clock signal is used all over the circuit and PCB so if it has a problem, the whole circuit will be damaged thus it is necessary to create a good quality clock signal.

To detect the clock signal, Quartus searches the pin assignment to find out which signal is assigned to "PIN_N2" (CLOCK_50 MHz) or "PIN_D13" (CLOCK_27 MHz). FPGA can also use an external clock signal in addition to its internal clocks (27 MHz and 50 MHz).