

FPGA – based Embedded System Design

LAB #1

Group Members


Mohammad Taghizadeh Givari	810198373
Zeinab Saeedi	810198411
Amin Aroufzad	810198538

Contents

1. UART Implementation.....	2
Baud Tick Generator Implementation.....	2
Asynchronous Transmitter Implementation.....	4
Asynchronous Receiver Implementation.....	6
UART (Top Level) Implementation and Verification.....	8
2. FIR Module (Top Level) Implementation.....	16
Data Path and Controller Implementation.....	16
FIR Module (Top Level) Implementation and Verification.....	21
3. In-Text Questions Answers.....	28

UART Implementation

Baud Tick Generator Implementation



Whenever Baud_Tick_enable is activated, Baud Tick Generator simply counts up to {clock frequency / (Baud Rate × over sampling rate)}, to make the Baud Tick frequency {Baud Rate × over sampling rate}, then it asserts the output just for 1 clock. At the end it repeats this countlessly until Baud_Tick_enable is deactivated.

D:/modelsim_ase/Projects/BaudTickGen.v

File Edit View Tools Bookmarks Window Help


D:/modelsim_ase/Projects/BaudTickGen.v - Default

```
Ln#
1 module BaudTickGen(
2     input clk, enable,
3     output reg tick // generate a tick at the specified baud rate * oversampling
4 );
5 parameter ClkFrequency = 50000000;
6 parameter Baud = 115200;
7 parameter Oversampling = 1;
8 reg [24:0] count = 0;
9 reg [24:0] top;
10
11 reg BaudTickGen_state = 0;
12
13 always 0 (posedge clk) begin
14     top = (ClkFrequency / Baud) / Oversampling;
15     tick = 1'b0;
16     case(BaudTickGen_state)
17     1'b0: if(enable) BaudTickGen_state <= 1'b1;
18     1'b1:
19         if(count == top)
20             (tick, count, BaudTickGen_state) <= {1'b1, 26'b0};
21         else count = count + 1'b1;
22     default: BaudTickGen_state <= 1'b0;
23     endcase
24 end
25
26 endmodule
27
28 endmodule
29
30
```

Ln: 4 Col: 0

UART Implementation

Asynchronous Transmitter Implementation



First we use the Baud Tick Generator to create Transmitter Tick(TxD_Tick) signal. Whenever TxD_Start is activated, transmission starts:

1. start bit, which is 0, is sent.
2. In the next 8 Transmitter's clocks, data is sent respectively. To specify the nth bit we just shift the data n times, The LSB of the data is the nth bit of our data which is about to be sent.
3. At the end stop bit, which is 1, is sent.

```

D:/modelsim_ase/Projects/async_transmitter.v
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/async_transmitter.v - Default
Ln#
1 module async_transmitter(
2     input clk,
3     input TxD_start,
4     input [7:0] TxD_data,
5     output TxD,
6     output TxD_busy
7 );
8
9 // Assert TxD_start for (at least) one clock cycle to start transmission of TxD_data
10 // TxD_data is latched so that it doesn't have to stay valid while it is being sent
11 parameter ClkFrequency = 50000000;
12 parameter Baud = 115200;
13 parameter Oversampling = 1;
14
15 wire TxDTick;
16 BaudTickGen #(ClkFrequency, Baud, Oversampling) tickgen(.clk(clk), .enable(TxD_busy), .tick(TxDTick));
17
18 reg [3:0] TxD_state = 0;
19 wire TxD_ready = (TxD_state==0);
20 assign TxD_busy = ~TxD_ready;
21
22 reg [7:0] TxD_shift = 0;
23 always @(posedge clk)
24 begin
25     if(TxD_ready & TxD_start)
26         TxD_shift <= TxD_data;
27     else
28         if((TxD_state>4'b0001) & TxDTick)
29             TxD_shift <= (TxD_shift >> 1);
30
31     case(TxD_state)
32         4'b0000: if(TxD_start) TxD_state <= 4'b0001;
33         4'b0001: if(TxDTick) TxD_state <= 4'b0010; // start bit
34         4'b0010: if(TxDTick) TxD_state <= 4'b0011; // bit 0
35         4'b0011: if(TxDTick) TxD_state <= 4'b0100; // bit 1
36         4'b0100: if(TxDTick) TxD_state <= 4'b0101; // bit 2
37         4'b0101: if(TxDTick) TxD_state <= 4'b0110; // bit 3
38         4'b0110: if(TxDTick) TxD_state <= 4'b0111; // bit 4
39         4'b0111: if(TxDTick) TxD_state <= 4'b1000; // bit 5
40         4'b1000: if(TxDTick) TxD_state <= 4'b1001; // bit 6
41         4'b1001: if(TxDTick) TxD_state <= 4'b1010; // bit 7
42         4'b1010: if(TxDTick) TxD_state <= 4'b1011; // bit 8
43         4'b1011: if(TxDTick) TxD_state <= 4'b1100; // bit 9
44         4'b1100: if(TxDTick) TxD_state <= 4'b1101; // bit 10
45         4'b1101: if(TxDTick) TxD_state <= 4'b1110; // bit 11
46         4'b1110: if(TxDTick) TxD_state <= 4'b1111; // bit 12
47         4'b1111: if(TxDTick) TxD_state <= 4'b0000; // stop1
48     endcase
49 end
50
51 assign TxD = (TxD_state == 4'b0000) | ((TxD_state > 4'b0001) & TxD_shift[0]) | (TxD_state == 4'b1010);
52 endmodule

```


```

D:/modelsim_ase/Projects/async_transmitter.v
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/async_transmitter.v - Default
Ln#
13 parameter Oversampling = 1;
14
15 wire TxDTick;
16 BaudTickGen #(ClkFrequency, Baud, Oversampling) tickgen(.clk(clk), .enable(TxD_busy), .tick(TxDTick));
17
18 reg [3:0] TxD_state = 0;
19 wire TxD_ready = (TxD_state==0);
20 assign TxD_busy = ~TxD_ready;
21
22 reg [7:0] TxD_shift = 0;
23 always @(posedge clk)
24 begin
25     if(TxD_ready & TxD_start)
26         TxD_shift <= TxD_data;
27     else
28         if((TxD_state>4'b0001) & TxDTick)
29             TxD_shift <= (TxD_shift >> 1);
30
31     case(TxD_state)
32         4'b0000: if(TxD_start) TxD_state <= 4'b0001;
33         4'b0001: if(TxDTick) TxD_state <= 4'b0010; // start bit
34         4'b0010: if(TxDTick) TxD_state <= 4'b0011; // bit 0
35         4'b0011: if(TxDTick) TxD_state <= 4'b0100; // bit 1
36         4'b0100: if(TxDTick) TxD_state <= 4'b0101; // bit 2
37         4'b0101: if(TxDTick) TxD_state <= 4'b0110; // bit 3
38         4'b0110: if(TxDTick) TxD_state <= 4'b0111; // bit 4
39         4'b0111: if(TxDTick) TxD_state <= 4'b1000; // bit 5
40         4'b1000: if(TxDTick) TxD_state <= 4'b1001; // bit 6
41         4'b1001: if(TxDTick) TxD_state <= 4'b1010; // bit 7
42         4'b1010: if(TxDTick) TxD_state <= 4'b1011; // bit 8
43         4'b1011: if(TxDTick) TxD_state <= 4'b1100; // bit 9
44         4'b1100: if(TxDTick) TxD_state <= 4'b1101; // bit 10
45         4'b1101: if(TxDTick) TxD_state <= 4'b1110; // bit 11
46         4'b1110: if(TxDTick) TxD_state <= 4'b1111; // bit 12
47         4'b1111: if(TxDTick) TxD_state <= 4'b0000; // stop1
48     endcase
49 end
50
51 assign TxD = (TxD_state == 4'b0000) | ((TxD_state > 4'b0001) & TxD_shift[0]) | (TxD_state == 4'b1010);
52 endmodule

```

UART Implementation

Asynchronous Receiver Implementation



First we use the Baud Tick Generator to create Receiver Tick(RxD_Tick) signal. To oversample, oversampling parameter is set to 4 so that data is sampled 4 times between each 2 Transmitter's clocks. The third sample is considered as the received data.

1. start bit, which is 0, is received.
2. In the next 8 Transmitter's clock, data is received respectively. In fact the third sampled data between each two Transmitter's clocks is considered as the received data.
3. At the end stop bit, which is 1, is received and RxD_data_ready is activated.


```
D:/modelsim_ase/Projects/async_receiver.v (/FIR_Module_Test_Bench/FIR/DataPath/uart/Receiver)
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/async_receiver.v (/FIR_Module_Test_Bench/FIR/DataPath/uart/Receiver) - Default
Ln#
1 module async_receiver(
2   input clk,
3   input RxD,
4   output reg RxD_data_ready = 0,
5   output reg [7:0] RxD_data = 0 // data received, valid only (for one clock cycle) when RxD_data_ready is asserted
6 );
7
8 parameter ClkFrequency = 50000000;
9 parameter Baud = 115200;
10 parameter Oversampling = 4; // needs to be a power of 2
11
12 wire RxDTick;
13 BaudTickGen #(ClkFrequency, Baud, Oversampling) tickgen(.clk(clk), .enable(1), .tick(RxDTick));
14
15 reg TxDTick, received_data;
16 reg [3:0] RxD_state = 0;
17 reg [1:0] over_sampling_state, sampled_data = 0;
18
19 always @(posedge TxDTick)
20 begin
21   RxD_data_ready = 0;
22   case(RxD_state)
23     4'b0000: if(~received_data) RxD_state <= 4'b0001; // start bit
24     4'b0001: begin RxD_state <= 4'b0010; RxD_data[0] <= received_data; end // bit 0
25     4'b0010: begin RxD_state <= 4'b0011; RxD_data[1] <= received_data; end // bit 1
26     4'b0011: begin RxD_state <= 4'b0100; RxD_data[2] <= received_data; end // bit 2
27     4'b0100: begin RxD_state <= 4'b0101; RxD_data[3] <= received_data; end // bit 3
28     4'b0101: begin RxD_state <= 4'b0110; RxD_data[4] <= received_data; end // bit 4
29     4'b0110: begin RxD_state <= 4'b0111; RxD_data[5] <= received_data; end // bit 5
30     4'b0111: begin RxD_state <= 4'b1000; RxD_data[6] <= received_data; end // bit 6
31     4'b1000: begin RxD_state <= 4'b1001; RxD_data[7] <= received_data; end // bit 7
32     4'b1001: RxD_state <= 4'b1010; // stop1
33     4'b1010: begin RxD_state <= 4'b0000; RxD_data_ready <= 1; end // ready
34     default: RxD_state <= 4'b0000;
35   endcase
36 end
37
38 always @(posedge clk)
39
```

```
D:/modelsim_ase/Projects/async_receiver.v (/FIR_Module_Test_Bench/FIR/DataPath/uart/Receiver)
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/async_receiver.v (/FIR_Module_Test_Bench/FIR/DataPath/uart/Receiver) - Default
Ln#
14
15 reg TxDTick, received_data;
16 reg [3:0] RxD_state = 0;
17 reg [1:0] over_sampling_state, sampled_data = 0;
18
19 always @(posedge TxDTick)
20 begin
21   RxD_data_ready = 0;
22   case(RxD_state)
23     4'b0000: if(~received_data) RxD_state <= 4'b0001; // start bit
24     4'b0001: begin RxD_state <= 4'b0010; RxD_data[0] <= received_data; end // bit 0
25     4'b0010: begin RxD_state <= 4'b0011; RxD_data[1] <= received_data; end // bit 1
26     4'b0011: begin RxD_state <= 4'b0100; RxD_data[2] <= received_data; end // bit 2
27     4'b0100: begin RxD_state <= 4'b0101; RxD_data[3] <= received_data; end // bit 3
28     4'b0101: begin RxD_state <= 4'b0110; RxD_data[4] <= received_data; end // bit 4
29     4'b0110: begin RxD_state <= 4'b0111; RxD_data[5] <= received_data; end // bit 5
30     4'b0111: begin RxD_state <= 4'b1000; RxD_data[6] <= received_data; end // bit 6
31     4'b1000: begin RxD_state <= 4'b1001; RxD_data[7] <= received_data; end // bit 7
32     4'b1001: RxD_state <= 4'b1010; // stop1
33     4'b1010: begin RxD_state <= 4'b0000; RxD_data_ready <= 1; end // ready
34     default: RxD_state <= 4'b0000;
35   endcase
36 end
37
38 always @(posedge clk)
39 begin
40   TxDTick = 0;
41   case(over_sampling_state)
42     2'b00: if(RxDTick) over_sampling_state <= 2'b01;
43     2'b01: if(RxDTick) begin over_sampling_state <= 2'b10; end
44     2'b10: if(RxDTick) begin over_sampling_state <= 2'b11; sampled_data[1] <= RxD; end
45     2'b11: if(RxDTick) begin over_sampling_state <= 2'b00; TxDTick = 1; received_data = sampled_data[1]; end
46     default: if(RxDTick) over_sampling_state <= 2'b00;
47   endcase
48 end
49
50
51 endmodule
```

UART Implementation

UART (Top Level) Implementation

We simply put Asynchronous Transmitter and Asynchronous Receiver together to make UART module:




```
1 module UART(clk, RxD, TxD_start, TxD_data, RxD_data_ready, RxD_data, TxD, TxD_busy, SW);
2
3   input clk, RxD, TxD_start;
4   input [7 : 0]TxD_data;
5   output RxD_data_ready, TxD, TxD_busy;
6   output [7 : 0]RxD_data;
7   input [3:0] SW;
8   async_receiver Receiver(.clk(clk), .RxD(RxD), .RxD_data_ready(RxD_data_ready), .RxD_data(RxD_data));
9   async_transmitter Transmitter(.clk(clk), .TxD_start(TxD_start), .TxD_data(TxD_data), .TxD(TxD), .TxD_busy(TxD_busy));
10 endmodule
```


UART Implementation

UART (Top Level) Verification

To test the UART module, the RxD_data port of UART, which is the received data, is connected to the TxD_data port, which specifies the data that is going to be transmitted by UART. So UART module sends all its received data thus it is expected that UART module echoes whatever it receives.


Quartus Synthesized UART Test



UART Verilog Test Bench

To test UART module, data is transferred to UART by the Asynchronous Transmitter. We send 2 different data and expect the UART module to echoes the same data through its TxD port.



```
1 timescale 1ns/1ns
2
3 module UART_Test_Bench();
4
5 wire RxD_data_ready, RxD, TxD, Transmission_busy, TxD_busy;
6 reg clk, Transmission_start, TxD_start;
7 reg [7:0] Transmission_data;
8
9 async_transmitter Transmitter(.clk(clk), .TxD_start(Transmission_start), .TxD_data(Transmission_data), .TxD(RxD), .TxD_busy(Transmission_busy));
10 UART_Test uart(RxD_data_ready, clk, RxD, TxD_start, TxD, TxD_busy);
11
12 always #10 clk = ~clk;
13
14 initial begin
15     clk = 0; Transmission_data = 8'b10010111; TxD_start = 0;
16     #1000 Transmission_start = 0;
17     #20 Transmission_start = 1;
18     #40 Transmission_start = 0;
19
20     #100000 TxD_start = 1;
21     #40 TxD_start = 0;
22     #100000 Transmission_data = 8'b10000001;
23     #1000 Transmission_start = 0;
24     #20 Transmission_start = 1;
25     #40 Transmission_start = 0;
26
27     #100000 TxD_start = 1;
28     #40 TxD_start = 0;
29     #100000 $stop;
30
31 end
32
33 endmodule
34
35
36
```







As you can see, Transmission_data is received in serially on RxD port. Then UART sends the same data serially through TxD port. This is true for both 2 different data. This indicates that UART module (including transmitter and receiver) works properly.



FPGA's results

As you can see, in all below images, received data is the same as transmitted data which shows that the FPGA that is programmed by our UART module receives and sends correctly.










FIR Module (Top Level) Implementation

Data Path and Controller Implementation

Data Path:



1. First UART's Asynchronous Receiver receives the input of FIR Module.
2. Received input is stored in 2 8-bit registers (D – Flip Flop).
3. Now main FIR Filter unit has its input (input_valid is asserted) and after a few clock cycles FIR Filter output is calculated (output_valid is asserted).
4. Calculated output is stored in 2 8-bit registers (D – Flip Flop).
5. At the end UART's Asynchronous Transmitter sends the output of FIR Module.



```

D:/modelsim_ase/Projects/FIR_Module_DataPath.v (/FIR_Module_Test_Bench/FIR/DataPath)
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/FIR_Module_DataPath.v (/FIR_Module_Test_Bench/FIR/DataPath) - Default
Ln#
1 module FIR_Module_DataPath(clk, reset, RxD, TxD_start, input_valid, Load_FIR_In_LSB, Load_FIR_In_MSB, TxD_data_select, Load_FIR_OUT, output_valid, RxD_data_ready, TxD, TxD_busy);
2   input clk, reset, RxD, TxD_start, input_valid, Load_FIR_In_LSB, Load_FIR_In_MSB, TxD_data_select, Load_FIR_OUT;
3   output output_valid, RxD_data_ready, TxD, TxD_busy;
4
5   wire [7 : 0]RxD_data, TxD_data, LSB_FIR_Out, MSB_FIR_Out;
6   wire [15 : 0]FIR_input;
7   wire [37 : 0]FIR_output;
8
9   UART uart(.clk(clk), .RxD(RxD), .TxD_start(TxD_start), .TxD_data(TxD_data), .RxD_data_ready(RxD_data_ready), .RxD_data(RxD_data), .TxD(TxD), .TxD_busy(TxD_busy));
10
11   Register_D_Flip_Flop FIR_In_LSB(clk, reset, Load_FIR_In_LSB, RxD_data, FIR_input[7 : 0]);
12   Register_D_Flip_Flop FIR_In_MSB(clk, reset, Load_FIR_In_MSB, RxD_data, FIR_input[15 : 8]);
13
14   //FIR_LENGTH = 64
15   //FIR_INPUT_WIDTH = 16
16   //FIR_OUTPUT_WIDTH = 38
17   FIR_Filter #(64, 16, 38) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid(output_valid));
18
19   Register_D_Flip_Flop FIR_Out_LSB(clk, reset, Load_FIR_OUT, FIR_output[7 : 0], LSB_FIR_Out);
20   Register_D_Flip_Flop FIR_Out_MSB(clk, reset, Load_FIR_OUT, FIR_output[15 : 8], MSB_FIR_Out);
21
22   assign TxD_data = TxD_data_select ? MSB_FIR_Out : LSB_FIR_Out;
23
24 endmodule

```

Ln: 24 Col: 9

Controller:



Receive input MSB: Whenever `RxD_data_ready` is asserted 8 bits of input data are received by UART's Asynchronous Receiver, which is the MSB of the input, so `Load_FIR_In_MSB` is asserted to store the received data.


Receive input LSB: Again whenever `RxD_data_ready` is asserted 8 bits of input data are received by UART's Asynchronous Receiver, which is the LSB of the input, so `Load_FIR_In_LSB` is asserted to store the received data.

Valid FIR input and start calculation: Now main FIR unit input is ready so `input_valid` is asserted.

Load FIR output and start sending: After a few clock cycles FIR Filter output is calculated (`output_valid` is asserted), so `Load_FIR_Out` is asserted to store the main FIR Filter unit output.


Send output MSB: TxD_select is set to 1 to send the MSB of FIR Filter output and Txd_start is asserted. Whenever Txd_busy gets 0 the MSB of FIR Filter output will be sent.

Send output LSB: TxD_select is set to 0 to send the LSB of FIR Filter output and Txd_start is asserted. Whenever Txd_busy gets 0 the LSB of FIR Filter output will be sent.



```
1 module FIR_Module_CU(clk, reset, RxD_data_ready, output_valid, TxD_busy, Load_FIR_In_LSB, Load_FIR_In_MSB, input_valid, Load_FIR_OUT, TxD_start, TxD_data_select);
2   input clk, reset, RxD_data_ready, output_valid, TxD_busy;
3   output reg Load_FIR_In_LSB, Load_FIR_In_MSB, input_valid, Load_FIR_OUT, TxD_start, TxD_data_select;
4
5   reg[2 : 0] ns, ps;
6   parameter[2 : 0] Receive_input_MSB = 3'b000, Receive_input_LSB = 3'b001, Valid_FIR_input_and_start_calculation = 3'b010, Calc = 3'b011, Load_FIR_output_and_start_sending = 3'b100, S
7
8   always @(RxD_data_ready, output_valid, TxD_busy) begin
9     (Load_FIR_In_LSB, Load_FIR_In_MSB, input_valid, Load_FIR_OUT, TxD_start) = 5'b0;
10
11     case(ps)
12       Receive_input_MSB: begin ns = RxD_data_ready ? Receive_input_LSB : Receive_input_MSB; Load_FIR_In_MSB = RxD_data_ready ? 1 : 0; end
13       Receive_input_LSB: begin ns = RxD_data_ready ? Valid_FIR_input_and_start_calculation : Receive_input_LSB; Load_FIR_In_LSB = RxD_data_ready ? 1 : 0; end
14       Valid_FIR_input_and_start_calculation: begin ns = Calc; input_valid = 1; end
15       Calc: begin ns = output_valid ? Load_FIR_output_and_start_sending : Calc; Load_FIR_OUT = output_valid ? 1 : 0; end
16       Load_FIR_output_and_start_sending: begin ns = Send_output_MSB; TxD_start = 1; TxD_data_select = 1; end
17       Send_output_MSB: begin ns = TxD_busy ? Send_output_LSB : Send_output_MSB; TxD_start = TxD_busy ? 0 : 1; TxD_data_select = TxD_busy ? 1 : 0; end
18       Send_output_LSB: begin ns = TxD_busy ? Send_output_LSB : Receive_input_MSB; end
19       default: begin ns = Receive_input_MSB; TxD_data_select = 0; end
20     endcase
21   end
22
23   always @(posedge clk, posedge reset) begin
24     if(reset)
25       ps <= 0;
26     else begin
27       ps <= ns;
28     end
29   end
30 end
31
32 endmodule
```

FIR Module (Top Level)



```
1 module FIR_Module_Top(CLOCK_50, KEY, UART_RXD, UART_TXD);
2
3     input CLOCK_50;
4     input [0:0] KEY;           //reset key
5
6     input UART_RXD;
7     output UART_TXD;
8
9     wire TxD_start, input_valid, Load_FIR_In_LSB, Load_FIR_In_MSB, TxD_data_select, Load_FIR_OUT, output_valid, RxD_data_ready, TxD_busy;
10
11     FIR_Module_DataPath DataPath(CLOCK_50, KEY, UART_RXD, TxD_start, input_valid, Load_FIR_In_LSB, Load_FIR_In_MSB, TxD_data_select, Load_FIR_OUT, output_valid, RxD_data_ready, UART_TXD);
12     FIR_Module_CU CU(CLOCK_50, KEY, RxD_data_ready, output_valid, TxD_busy, Load_FIR_In_LSB, Load_FIR_In_MSB, input_valid, Load_FIR_OUT, TxD_start, TxD_data_select);
13
14 endmodule
```


Ln: 4 Col: 0

FIR Module (Top Level) Implementation

FIR Module (Top Level) Implementation and Verification


To test FIR Module (Top Level), inputs are read from “inputs.txt” then, in a loop data is transferred to FIR Module by the Asynchronous Transmitter, First MSB of input data is transferred then LSB. Finally we expect the FIR module to send the correct outputs (shown in “outputs.txt”) through its TxD port.

Quartus Synthesized FIR Module (Top Level)




FIR Module (Top Level) Verilog Test Bench

To test FIR Module (Top Level), inputs are read from “inputs.txt” then, in a loop data is transferred to FIR Module by the Asynchronous Transmitter, First MSB of input data is transferred then LSB. Finally we expect the FIR module to send the correct outputs (shown in “outputs.txt”) through its TxD port.




```
1 timescale 1ns/1ns
2
3 module FIR_Module_Test_Bench()
4
5     wire RxD, TxD, Transmission_busy;
6     reg clk, reset, Transmission_start;
7     reg [7:0] Transmission_data;
8
9     reg [15 : 1 : 0] FIR_input;
10    reg [16 - 1 : 0] FIR_inputs [0 : 1000];
11
12    async_transmitter Transmitter(clk(clk), .TxD_start(Transmission_start), .TxD_data(Transmission_data), .TxD(RxD), .TxD_busy(Transmission_busy));
13    FIR_Module_Top FIR(.CLOCK_50(clk), .KEY(reset), .UART_RXD(RxD), .UART_TXD(TxD));
14
15    always #10 clk = ~clk;
16
17    initial
18    begin
19        $readmemb("inputs.txt", FIR_inputs);
20    end
21
22    integer i;
23
24    initial begin
25
26        clk = 0; reset = 1;
27        #20 reset = 0;
28        for(i = 0; i < 100; i = i + 1)
29        begin
30            FIR_input = FIR_inputs[i];
31            Transmission_data = FIR_input[15 : 0];
32
33            #100000 Transmission_start = 0;
34            #20 Transmission_start = 1;
35            #400 Transmission_start = 0;
36
37            #100000 Transmission_start = 0; Transmission_data = FIR_input[7 : 0];
38            #20 Transmission_start = 1;
39            ...
40        end
41    end
42
43    endmodule
```



```
13    FIR_Module_Top FIR(.CLOCK_50(clk), .KEY(reset), .UART_RXD(RxD), .UART_TXD(TxD));
14
15    always #10 clk = ~clk;
16
17    initial
18    begin
19        $readmemb("inputs.txt", FIR_inputs);
20    end
21
22    integer i;
23
24    initial begin
25
26        clk = 0; reset = 1;
27        #20 reset = 0;
28        for(i = 0; i < 100; i = i + 1)
29        begin
30            FIR_input = FIR_inputs[i];
31            Transmission_data = FIR_input[15 : 0];
32
33            #100000 Transmission_start = 0;
34            #20 Transmission_start = 1;
35            #400 Transmission_start = 0;
36
37            #100000 Transmission_start = 0; Transmission_data = FIR_input[7 : 0];
38            #20 Transmission_start = 1;
39            #400 Transmission_start = 0;
40
41            #100000;
42
43        end
44
45        $stop;
46    end
47
48    endmodule
49
50
```


FPGA's results

As you can see, in below image, FPGA which is programmed by our FIR Module sends the output of FIR Module (Top Level) and the output is received and stored in "output" variable by MATLAB code (shown below).



```
1  %
2  %
3  %
4  %*****Defining serial port*****
5  obj1 = instrfind('Type', 'serial', 'Port', 'COM16', 'Tag', '');
6  if isempty(obj1)
7      obj1 = serial('COM16');
8  else
9      fclose(obj1);
10     obj1 = obj1(1);
11 end
12 set(obj1, 'InputBufferSize', 500000, 'OutputBufferSize', 500000, 'baudrate', 115200, 'Timeout', 2);
13 fopen(obj1);
14 flushinput(obj1);
15 fprintf('Port Opened \n');
16 %*****load sound file*****
17 [inputs, Fs] = audioread('input.wav', [1 110000], 'native');
18 fprintf('finished loading file \n')
19 output = zeros(size(inputs,1),1);
20 inputs = double(inputs);
21 %*****send bytes to serial*****
22 %fwrite(obj1, inputs);
23 %
24 for i=1:size(inputs,1)
25     if (inputs(i) < 0)
26         inputs(i) = 65536 + inputs(i);
27     end
28     fwrite(obj1, floor(inputs(i)/256));
29     fwrite(obj1, mod(inputs(i),256));
30     if ( mod(i, 358) == 0)
31         fprintf('%d\n', i)
```

D:\modelsim_ase\Matlab Codes\Matlab.m

EDITOR PUBLISH VIEW

New Open Save Find Files Compare Go To Comment % Find Indent Breakpoints Run Run and Advance Run Section Advance Run and Time


FILE NAVIGATE EDIT BREAKPOINTS RUN

```
24 - for i=1:size(inputs,1)
25 -     if (inputs(i) < 0)
26 -         inputs(i) = 65536 + inputs(i);
27 -     end
28 -     fwrite(obj1, floor(inputs(i)/256));
29 -     fwrite(obj1, mod(inputs(i),256));
30 -     if ( mod(i, 358) == 0)
31 -         fprintf('%d\n',i)
32 -     end
33 - end
34 - fprintf('all data sent successfully \n')
35 - %*****read received data*****
36 - raw_data = fread(obj1);
37 - %*****append all data*****
38 - for i=1:size(inputs,1)
39 -     output(i) = raw_data(2*i-1)*256 + raw_data(2*i);
40 - end
41 - fprintf('all data received successfully \n')
42 - %fclose(obj1);
43 -
44 - output_converted = zeros(length(output), 1);
45 - for i = 1 : 15
46 -     output_converted = output_converted + mod(output, 2) .* ((2^(i-16))*ones(length(output), 1));
47 -     output = output / 2;
48 - end
49 - output_converted = output_converted + mod(output, 2) .* ((-1)*ones(length(output), 1));
50 - output = output / 2;
51 -
52 - audiowrite('Filtered_signal.wav',output_converted ,Fs);
53 - fprintf('Filtered sound saved successfully \n');
54 -
```

script Ln 21 Col

In-Text Questions Answers

Step 1 Questions



The code in line 26 says that:

Create a clock signal with the following properties:

Clock signal's name: "CLK_50"

Period: 20 ns (so the frequency is 1/20 ns which is 50 MHz)

This clock signal is assigned to "CLOCK_50" port

Rise time: 0 ns

Fall time: 0 ns

There are other constraints such as tsu/th, tco and tpd that can be added to clock signal's constraints.

In-Text Questions Answers

Step 2 Questions

Routing

Routing of clock signal on FPGA's PCB is different from other signals due to the higher frequency of the clock signal. At high frequency, the impedance of capacitor and inductor changes so it needs different routing unless the different value of impedance of capacitors and inductors of clock's routing will affect the quality of the clock signal including its skew, frequency and etc. the clock signal is used all over the circuit and PCB so if it has a problem, the whole circuit will be damaged thus it is necessary to create a good quality clock signal.

To detect the clock signal, Quartus searches the pin assignment to find out which signal is assigned to "PIN_N2" (CLOCK_50 MHz) or "PIN_D13" (CLOCK_27 MHz). FPGA can also use an external clock signal in addition to its internal clocks (27 MHz and 50 MHz).