# FPGA – based Embedded System Desgin CA #1

Name: Mohammad


Last name: Taghizadeh Givari

**Student No: 810198373** 

# **Contents**

1. Introduction	2
2. Verilog code of FIR Filter	3
3. Simulation verification of FIR Filter	6
4. Assertion verification of FIR Filter	8
5. Synthesize of FIR Filter in Quartus	12

# Introduction



With assertion of input\_valid, calculation starts so at first we rest the previous output, then in a loop, we multiple b[k] by x[n-k]. k is determined with coefficient\_select which is the output of a counter which counts coefficients till the end. We need to measure summation of multiplications so we use a looped back adder which accumulates the multiplications and make the correct output.

# Verilog code of FIR Filter

## 1. Top Module

```
| Dymodelsim_ase/Projects/FIR_Filtery Ordina
| Dymodelsim_ase/Proj
```

#### 2. Data Path

```
Defined with Took Sookmarks Window Help

| Comparison | C
```

#### 3. Controller

```
D/modelsim_ase/Projects/FR_CUv (FR_Test_Bench/FR/CU)

### To be belowants Window Help

### To be below ase projection of the project of the p
```

# **Side Modules**

# 1. Sign Extension

```
D/modelsim_ase/Projects/Sign_Extension.v

File Edit View Tools Bookmaks Window Help

Dymodels as myschicing Extension (input_data, output_data);

Dymodels as myschicing Extension (input_data, output_data);

Dymodels Sign_Extension (input_data, output_data, output_data);

Dymodels Sign_Extension (input_data, output_data);

Dymodels Sign_Extension (input_data, output_data, output_d
```

# 2. Pipe Line Multiplier

# 3. Register

# Simulation verification of FIR Filter

#### 1. Test Bench of FIR Filter

```
Dymodelsim_ase/Projects/FR_TestBenchty (/FiR_Test_Bencht)

File Edit View Tools Bookmarks Window Help

Dymodelsim_ase/Projects/FR_TestBenchty (/FiR_Test_Bencht)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty

Dymodelsim_ase/Projects/FR_Test_Benchty

Dymodelsim_ase/Projects/FR_Test_Benchty

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Bencht)

Dymodelsim_ase/Projects/FR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Bencht)

Dymodelsim_ase/Projects/FR_Test_Benchty (/FiR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty)

Dymodelsim_ase/Projects/FR_Test_Benchty

Dymo
```


```
D:/modelsim_ase/Projects/FIR_TestBench.v (/FIR_Test_Bench)
                                                                                                                                                                                                                           _ 🗇 ×
File Edit View Tools Bookmarks Window Help
D:/modelsim_ase/Projects/FIR_TestBench.v (/FIR_Test_Bench) - Default ____
 Ln# 12 12 13 144 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 9 31 32 33 34 35 36 37 38 39 40 41 42 44 45 46 47 48 49 49
          reg [WIDTH_OF_OUTPUT_DATA - 1 : 0] expected_outputs [0 : NUMBER_OF_INPUTS];
          wire (WIDTH_OF_OUTPUT_DATA - 1 : 0] FIR_output;
integer i;
          FIR_Filter #(LENGTH, WIDTH_OF_INFUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
         begin

$\text{$\frac{\phi}{\phi}$ begin}}


$\text{$\frac{\phi}{\phi}$ readmemb("inputs.txt", FIR_inputs);}

end
         always #10 clk = ~clk:
        initial begin
          clk = 0; reset = 1; input_valid = 0;
#20 reset = 0;
          for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
    begin
    @(posedge clk);
    FIR_input = FIR_inputs[i];
    input_valid = 1;
    #20 input_valid = 0;
    wait(output_valid == 1);
    end</pre>
         end
          endmodule
                                                                                                                                                                                                                  Ln: 4 Col: 0
```

#### 1. Wave form of Test Bench of FIR Filter



As you see 7<sup>th</sup> output of FIR Filter is equal to expected output of 7<sup>th</sup> FIR input.




As you see 20<sup>th</sup> output of FIR Filter is equal to expected output of 20<sup>th</sup> FIR input.


## Assertion verification of FIR Filter

**Assertion 1:** With assertion of input\_valid, input must be loaded by asserting Load FIR input.


**Assertion 2:** With assertion of input\_valid, calculation of FIR output must be started so previous FIR output must be reset in next clock.



**Assertion 3:** Whenever Filter coefficient reaches the end and multiplications of all coefficients are calculated, output is ready and output\_valid must be asserted.



**Assertion 4:** With assertion of output\_valid, values of shift register must be shifted for calculation next outputs so shift\_enable must be asserted.



**Assertion 5:** checks if output of FIR filter is correct and equal to expected output of FIR filter.

```
File Edit View Tools Bookmarks Window Help
  wire [WIDTH_OF_OUTPUT_DATA - 1 : 0]FIR_output;
integer i:
        FIR_Filter #(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
        initial
        initial
       $readmemb("outputs.txt", expected_outputs);
        always #10 clk = ~clk;
       initial begin
        clk = 0; reset = 1; input_valid = 0;
#20 reset = 0;
        for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
    begin</pre>
                    n
@(posedge clk);
FIR_input = FIR_inputs[i];
input_valid = 1;
#20 input_valid = 0;
wait(output_valid = 1);
assert(FIR_output = expected_outputs[i]) else %display("FIR output is incorrect");
         end
                                                                                                                                                                     Ln: 7 Col: 27
```

# **Binding Assertions**

# **Testing FIR Filter by assertions**

```
D:/modelsim\_ase/System Verilog - Questa Sim/Projects/FIR\_Filter\_assertion\_verification.sv
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          _ 🗇 ×
File Edit View Tools Bookmarks Window Help

D:/modelsim_ase/SystemVerlog - QuestaSim/Projects/FIR_Filter_assertion_verification.sv - Default
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     - + # ×
  | 图·2·2·2·3 | 3·10·10·10·10·10 | 4·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10 | 10·10
 Ln# | module FIR_Filter_assertion_verification();
                                                          parameter LENGTH = 64;
parameter WIDTH_OF_INPUT_DATA = 16;
parameter WIDTH_OF_OUIPUT_DATA = 38;
parameter NUMBER_OF_INPUTS = 1000;
                              reg clk, reset, input_valid;
reg (NIDTH_OF_INPUT_DATA - 1 : 0) FIR_input;
reg (NIDTH_OF_INPUT_DATA - 1 : 0) FIR_inputs [0 : NUMBER_OF_INPUTS];
reg (WIDTH_OF_OUTPUT_DATA - 1 : 0) expected_outputs [0 : NUMBER_OF_INPUTS];
wire output_valid;
wire (WIDTH_OF_OUTPUT_DATA - 1 : 0) FIR_output;
integer i;
      FIR_filter *(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
                            begin

$readmemb("inputs.txt", FIR_inputs);

end
                      initial he
                            begin


$readmemb("outputs.txt", expected_outputs);
end
                               always #10 clk = ~clk;
                         initial begin
                              clk = 0; reset = 1; input_valid = 0;
#20 reset = 0;
                             for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
begin
                                                               @ (posedge clk);
FIR_input = FIR_inputs[i];
input_valid = 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Ln: 49 Col: 9
```

```
D:/modelsim\_ase/SystemVerilog-QuestaSim/Projects/FIR\_Filter\_assertion\_verification.sv
                                                                                                                                                                                                                 _ 🗇 ×
File Edit View Tools Bookmarks Window Help
 D:/modelsim_ase/SystemVerilog - QuestaSim/Projects/FIR_Filter_assertion_verification.sv - Default
                                                                                                                                                                                                                    = + # ×
| 图·波易多感 | 美唱卷之之 | ⊙·林計 | ❷節單寫鹽 | ‡◆‡ | ♣·奎·素 | X·X <u>B</u> ¾ | ◎·◎·◎·◎·◎
  wire [WIDTH_OF_OUTPUT_DATA - 1 : 0]FIR_output;
integer i;
          FIR_filter *(LENGTH, WIDTH_OF_INPUT_DATA, WIDTH_OF_OUTPUT_DATA) FIR(.clk(clk), .reset(reset), .FIR_input(FIR_input), .input_valid(input_valid), .FIR_output(FIR_output), .output_valid
          initial
          begin

$readmemb("inputs.txt", FIR_inputs);

end
         begin


Freadmenb("outputs.txt", expected_outputs);
end
           always #10 clk = ~clk;
        initial begin
          clk = 0; reset = 1; input_valid = 0;
#20 reset = 0;
          for(i = 0; i < NUMBER_OF_INPUTS; i = i + 1)
begin</pre>
                     begin
    @(posedge clk);
    FIR_input = FIR_Inputs[i];
    input_valid = 1;
    #20 input_valid = 0;
    wair_(output_valid == 1);
    assert[cIR_output = expected_outputs[i]) else @display("FIR output is incorrect");
          endmodule
```




As you see all assertions are passed and there is no failure on assertions.

# **Synthesize of FIR Filter in Quartus**


#### 1. Maximum Frequency of synthesized FIR Filter with length 50




# Number of Flip Flops and registers of synthesized FIR Filter with length 50



# 2. Maximum Frequency of synthesized FIR Filter with length 100



# Number of Flip Flops and registers of synthesized FIR Filter with length 100



As you see as length of FIR Filter increases, number of registers and logical elements increase and Fmax decreases.

With increasing length, number of coefficients increases, so length of the shift register and registers which store values of coefficients increases, so number of registers and logical elements increases.

With increasing number of registers and logical elements, delay of FIR Filter increases and it leads to lower Fmax.

To achieve higher maximum frequency, we can change parameters which are related to placing and routing. To do this, follow the path shown in below images:

