Homework 3 – C++ RT-level Design and Modeling

Taghizadeh, 810198373

I. INTRODUCTION

In this homework, we are about to make a 64-bit Adder from a 4-bit Adder. The algorithm is to split inputs into 16 packets of 4 bits and in 16 clock cycles, add each packet of inputs. So in the each cycle 4 bits of the *sum* output will be calculated. Carry out of the each addition of the 4-bits packets is used as carry in of the next partial addition. By repeating this about 16 times, the entire *sum* output and carry out will be calculated.

II. HOMEWORK PARTS REPORT

A. 64-bit Adder's Data Path Schematic




Fig. 1 64-bit Adder Data Path Schematic

B. 64-bit Adder's Data Path in C++

First by the *range()* method of the *bus* class, 4 bits of *a* and *b* inputs are selected by the *internal_4_bits_adder_inputs_selector* to added by the internal 4-bit adder. At first the carry in of the internal 4-bit adder is equal to the carry in of the 64-bit adder. Then in the next cycles, the carry in of the internal 4-bit adder will be equal to the carry out of the previous addition which is selected by the *internal_4_bits_adder_ci_selector* signal. After addition, 4 bits of the *sum* output of the 64-bit adder is ready. So by the *fill_given_range()* method of the *bus* method,

4 bits of the *sum* output will be filled by the sum result of the current addition.

```
5 class Adder 64 bits DataPath{
          bus *a, *b;
7
          bus *ci;
8
          bus *internal 4 bits adder inputs selector;
          bus *internal 4 bits adder ci selector;
9
10
          bus *co:
11
          bus *sum;
12
          public:
13
                  Adder 64 bits DataPath(bus& a, bus& b, bus& ci, bus&
  internal 4 bits adder inputs selector, bus&
  internal_4_bits_adder_ci_selector, bus& co, bus& sum);
                  void evl ();
15 };
16
```

Fig. 2 64-bit Adder Data Path Declaration




Fig. 3 64-bit Adder Data Path Constructor

```
55
          void fill_given_range(int begin_index, int end_index, string s)
56
                   int end = v.length() - 1 - begin_index;
57
58
                   int begin = v.length() - 1 - end_index;
59
                   for(int i = begin; i <= end; i++)</pre>
                          v.at(i) = s.at(i - begin);
60
61
62
          string get_bus_values()
63
64
65
                   return v;
66
          }
67
68
          int to_uint()
69
          {
70
                   int res = 0:
                   for(int i = 0; i < v.length(); i++){</pre>
71
                          if(v.at(i) == '1')
72
73
                                   res += int(pow(2, v.length() - 1 -
  i));
74
75
                   return res;
76
          }
```

Fig. 4 64-bit Adder Data Path Utility Bus Methods

Fig. 5 64-bit Adder Data Path Evaluation Method

C. 64-bit Adder's Controller Schematic




Fig. 6 64-bit Adder Controller Schematic

D. 64-bit Adder's Controller in C++

In the first state, <code>internal_4_bits_adder_inputs_selector</code>, <code>internal_4_bits_adder_ci_selector</code>, are initialized by 0. If the <code>start</code> signal is asserted we will go to the next state, else we will stay on the first state and the <code>done</code> signal will remain 1. In the second state the <code>done</code> signal is deactivated. In the final state <code>internal_4_bits_adder_inputs_selector</code> is <code>increased</code>. This state will be repeated about 16 times to calculate al 14 packets of the <code>sum</code> output. By the end of these repetitions the <code>sum</code> output will be calculated, so the <code>done</code> signal is asserted and we will get back to the first state. During the final state the <code>internal_4_bits_adder_ci_selector</code> signal will remain 1 to cascade the carry out of each partial addition to the carry in of the next partial addition to calculate the <code>sum</code> output correctly.

```
17 class Adder_64_bits_Controller{
18
          bus *rst:
19
          bus *clk:
          bus *start;
20
21
          bus *done;
          bus *internal 4 bits adder inputs selector;
22
          bus *internal 4_bits_adder_ci_selector;
23
24
          int Nstate, Pstate;
25
          public:
26
                  Adder 64 bits Controller(bus& rst, bus& clk, bus& start,
  bus& internal 4 bits adder inputs selector, bus&
  internal 4 bits adder ci selector, bus& done);
                  void evl ():
27
28 };
29
```

Fig. 7 64-bit Adder Controller Declaration

Fig. 8 64-bit Adder Controller Constructor




Fig. 9 64-bit Adder Controller Evaluation Method

E. 64-bit Adder's Top Level in C++

The 64-bit Adder is simply made by putting the DataPath and the Controller together. To evaluate the addition, first the Controller and then the DataPath is evaluated. An instance of DataPath and Controller is taken in the constructor of the *Adder_64_bits* class.

```
30 class Adder 64 bits{
          Adder_64_bits_DataPath *DataPath;
31
32
          Adder 64 bits Controller *Controller;
33
          bus *rst, *clk;
          bus *start;
34
35
          bus *a, *b;
36
          bus *ci;
37
          bus internal_4_bits_adder_inputs_selector;
38
          bus internal_4_bits_adder_ci_selector;
39
          bus *co:
40
          bus *sum:
41
          bus *done;
42
          public:
                  Adder_64_bits(bus& rst, bus& clk, bus& start, bus& a, bus&
43
  b, bus& ci, bus& co, bus& sum, bus& done);
44
45
                   void set_rst(bus *given_rst) { rst = given_rst; };
                  void set_clk(bus *given_clk) { clk = given_clk; };
46
47
                  void set_start(bus *given_start) { start = given_start; };
48
                  void evl ():
49 };
                            C/ObjC Header ▼ Tab Width: 8 ▼
                                                             Ln 33, Col 24 ▼ INS
```

Fig. 10 64-bit Adder Declaration

Fig. 11 64-bit Adder Constructor

Fig. 12 64-bit Adder Evaluation Method

F. 64-bit Adder Test Bench

First *rst* is set to 0. Adders' inputs are generated. Carry in of the Adder is set. *start* is asserted. *sum*, *co* and *done* are set to 0 because at first they are 0. An instance of 64-bit Adder is taken. The sequence of the clock signal is generated. In a loop the clock of the 64-bit Adder is set and Adder is evaluated. This will be repeated for the entire sequence of the clock. At the end, outputs are printed.

Fig. 13 64-bit Adder Test Bench

Fig. 14 Printing outputs of 64-bit Adder Test Bench




Fig. 15 64-bit Adder Test Bench Scenario 1 Outputs




Fig. 16 64-bit Adder Test Bench Scenario 2 Outputs




Fig. 17 64-bit Adder Test Bench Scenario 3 Outputs




Fig. 18 64-bit Adder Test Bench Scenario 4 Outputs




Fig. 19 64-bit Adder Test Bench Scenario 5 Outputs