Homework 2 - C++ Programming for Digital Systems' Applications

Taghizadeh, 810198373

I. INTRODUCTION

This homework is about event-driven gate-level circuit simulation using a timing wheel data structure. We are going to simulate a Verilog module in C++ which has timing and gates' delays are included in the simulation, so the simulation is almost same as Verilog simulation which has timing and gates' delays. In the end we will see the outputs of "C423.v" Verilog module in 5 different scenarios which considers timing and gate's delays and it is unordered means that there is no need to evaluate the gates in proper order and gates can be evaluated in an arbitrary order.

II. HOMEWORK PARTS REPORT

A. Converting Verilog module to C++ code

First in a loop, each line of the Verilog module is read by the *getline()* command



Fig.1 Reading each line of Verilog module

Base on the line read, we realise that there is a wire in that line of the Verilog module or not gate or and gate or etc.

Fig.5 Realising nand gates of Verilog module

Then to extract wires' names or gates' input output wires, the rest of the current line of the Verilog module is considered by the *substr()* command and split by "," with the *strtok()* command.

```
vector<string> extract_gate_wires(string current_line_of_verilog_code)
{
    string gate io = current line of verilog code.substr(current_line_of_char gate inputs output[gate io.size() + 1];
    strcpy(gate_inputs_output, gate_io.c_str());
    vector<string> gate_wires_names;
    char *wire = strtok(gate_inputs_output, ",");
    while(wire != NULL)
{
        string gate wire = wire;
        gate_wires_names.push_back(gate_wire);
        wire = strtok(NULL, ",");
    }
    return gate_wires_names;
}
```

Fig.6 Extracting gates' wires

Now the gate in the current line of the Verilog module and its inputs and output wires is known. So we take an instance of the gate and initialize its inputs and output wires based on the wires' names that we extracted from the current line of the Verilog module.

```
NOT* new_not_gate = new NOT();
new_not_gate > ios(&Mires[find(wires_names, gate_wires_names[0 gates.push_back(new_not_gate);
}
```

Fig.7 Getting instance of not gate

```
if(current_line_of_verilog_code.substr(0, 4) == "nand")

vector<string> gate_wires_names = extract_gate_wires(current

if(gate_wires_names.size() == 3)

{

NAND* new nand gate = new NAND(2);
 new nand gate.push_back(new_nand_gate);

}

NAND* new nand gate = new NAND(3);
 new nand gate = new NAND(3);
 new nand gate-sios(&Wires[find(wires_names, gate_wires_names)]

NAND* new nand gate = new NAND(3);
 new nand gate-sios(&Wires[find(wires_names, gate_wires_names)]

NAND* new nand gate = new NAND(4);
 new nand gate-sios(&Wires[find(wires_names, gate_wires_names)]

NAND* new nand_gate = new NAND(4);
 new nand_gate-sios(&Wires[find(wires_names, gate_wires_names)]

else

{
 NAND* new nand_gate = new NAND(4);
 new nand_gate-sios(&Wires[find(wires_names, gate_wires_names)]

gates.push_back(new_nand_gate);

}

**TOTALL TOTALL T
```

Fig.8 Getting instance of nand gate

This is repeated till we reach the line of the Verilog module that contains ";" at the end of, which means the end of the command.

```
ile(current line of verilog code[current line of verilog code.size() · 2] != ';')
```

In the end there will be some gates and wires extracted from the Verilog module, which are stored in a vector of gates and wires.

```
4 vector<string> wires names;
5 vector<string> input wires names;
6 vector<string> output wires names;
7 vector<Wire> Wires;
8
9 vector<Gate'> gates;
```

Fig.10 Storing extracted gates and wires in vectors

B. Taking timed inputs from a text file

First each line of a text file (where all timed data inputs are stored) is read by the *getline()* command and stored in a vector of string (where each string of this vector represents a timed data input).

```
// Getting timed inputs from timed inputs scenario5.txt file
ifstream timed inputs file("timed inputs scenario5.txt");
string current line of timed inputs file;
vector<string> timed inputs;
while(getline(timed inputs file, current line of timed inputs file))
timed inputs.push back(current line of timed inputs file);
```

Fig.11 Storing timed inputs in a vector of string

The variable "current_time" is defined and set to 0. This variable represents current time which is increased whenever time is advanced by the advanced_time_one_step() method of the time_wheel class.

Fig.12 Representation current time with "currren_time" variable

At each time we search all timed data inputs by a loop, if a timed data input has the time equal to the current time, so this time is the time that inputs must be initialized according to that timed data input.

```
for(int i = 0; i < timed inputs.size(); i++)
if(stoi(timed inputs[i].substr(1, timed inputs[i].find(" "))) == current time
initialize inputs(timed inputs[i].substr(timed inputs[i].find(" ") + 1, t
```

Fig.13 Initialize inputs which must be initialized at current time

To initialize inputs we wrote a function which iterates through input wires' names, finds their corresponding input wire and set their values based on timed data input (which is a string extracted from a line of the text file where all timed data inputs are stored)

```
261  void initialize_inputs(string given_input_values)
262  {
263    for(int i = 0; i < input_wires_names.size(); i++)
264    Wires[find(wires_names, input_wires_names[i])].set_value(given_input_value)
265  }
266</pre>
```

Fig.14 Initialize input wires

C. Event driven simulator for gate-level circuits implementation

First a class called "time_wheel" is defined, which has an array of time called "time_array", which each time has a vector of gates which must be evaluated in that time. There is a variable "current_time" which shows the current time and is increased whenever time is advanced by the "advance_time_one_step" method of the "time_wheel" class.

Fig.15 time wheel class attributes

Whenever time is advanced, at first all gates which are in the current time of the time array (time_array[current_time]) must be evaluated in a loop. Then time_array[current_time] must be cleared because all gates which must be evaluated in this time (current time) were evaluated before (previous discussed loop in this paragraph) and no gates is remain.

Fig.16

Then by evaluation of the gates which must be evaluated in the current time, some gates will be ready to evaluate because their inputs were initialized by the gates which evaluated in this time (current time). So we iterate through all gates and by calling "is_gate_ready_to_evl()" method of the "time_wheel" class, we find the gates, which are ready to evaluate. In the end for the gates, which are ready to evaluate, we add these gates to the time array. We must add each gate to the time which is gate delay times greater than the current time, so we push back the gates to time_array[current_time _ gate_delay % max_gate_delay]. It must be mentioned that "%max_gate_delay" is added to make the time array like a time wheel, because there is no need to have a large time array, instead we can add gates relative to the current time, so the time array with the max gate delay size would be enough.

```
for(int i = 0; i < gates.size(); i++)
if(gates[i]->is gate ready to evl())
if(!is gate in activity list(gates[i]))
time array[(current time + gates[i]->get gate delay()) % max delay of
```

Fig.17 Adding gates ready to evaluate to time wheel

In the end, in the main function we take an instance of "time_wheel" class. Then in a do – while loop, time is advanced till there are no gates in the time array and all gates have been evaluated.

Fig.18 Instanciation of time wheel class in main

D. Implementation verification

Scenario 1 timed inputs

Fig.19 Scenario 1 timed inputs

Scenario 1 simulation outputs

```
N223 = 0

N329 = 0

N370 = 0

N421 = 0

N430 = 1

N431 = 1

N432 = 1
```

Fig.20 Scenario 1 simulation outputs

Scenario 2 timed inputs




Fig.21 Scenario 2 timed inputs

Scenario 2 simulation outputs



Fig.22 Scenario 2 simulation outputs

Scenario 3 timed inputs

1#0 1010101010101010101010101111111111

Fig.23 Scenario 3 timed inputs

Scenario 3 simulation outputs



Fig.24 Scenario 3 simulation outputs

Scenario 4 timed inputs

1 #0 101010101010101010101010100000011111

Fig.25 Scenario 4 timed inputs

Scenario 4 simulation outputs

```
N223 = 0
N329 = 0
N370 = 0
N421 = 1
N430 = 0
N431 = 0
N432 = 0
```

Fig.26 Scenario 4 simulation outputs

Scenario 5 timed inputs

Fig.27 Scenario 5 timed inputs

Scenario 5 simulation outputs

```
N223 = 1

N329 = 0

N370 = 0

N421 = 1

N430 = 1

N431 = 0

N432 = 1
```

Fig.28 Scenario 5 simulation outputs