

# Creating and Submitting a Tiny Tapeout Design with HDL

Anthony Rizzuto, James Doyle, Esteban Chacon, Dominic Cosentino, Adrian Skudrinja, Sean Whilden  
Arizzut1@asu.edu



**Introduction** - Tiny Tapeout is an educational initiative aimed at democratizing the process of creating digital designs and manufacturing them on real chips. This project leverages integrated circuit design software developed by Tapeout, enabling users to either utilize Tapeout's software or upload Hardware Description Language (HDL) such as Verilog to a GitHub repository. Once uploaded, the HDL is processed to generate a circuit design that can be printed onto a real chip. In this poster presentation, we showcase a Tiny Tapeout design implemented using HDL, demonstrating the feasibility and accessibility of the Tiny Tapeout platform for educational and prototyping purposes. We discuss the design process of a 4-bit gray code counter, highlighting the potential of Tiny Tapeout to inspire and empower individuals in the field of digital design and chip manufacturing.

## Starting a Design with HDL

Initiating a design with Hardware Design Language (HDL) can be done using various software choices. There are open-source options that provide a cost-effective solution to users seeking accessibility in their design process such as Icarus Verilog. There are paid software's, such as ModelSim, Which offers student editions and provides more advanced features for larger scale projects. Either software or any other can be used to complete what will be shown for this Tiny Tapeout. In this example, the student edition of ModelSim is used.

## Compiling and Formatting HDL Code

To adhere to the requirements for compatibility with the Tiny Tapeout submission process, the code must absolutely have the specific module input and output ports. These ports work as the interface between your code and the chip, ensuring seamless integration and functionality with the submission framework. The unformatted Gray Code is shown in Fig.1. The code as is would not work with the Tiny Tapeout submission process, as the module input and output ports have not been properly formatted to match the framework.

```
31
32
33 module gray_counter(out, clk, rst);
34   input clk, rst;
35   output reg [3:0] out;
36
37   reg q0, q1, q2;
38   reg [3:0] count;
39
40   always @ (posedge clk)
41   begin
42     if (rst) begin
43       count = 4'b0;
44       out = 4'b0;
45     end
46   else begin
47     count = count + 1'b1;
48     q2 = count[3] ^ count[2];
49     q1 = count[2] ^ count[1];
50     q0 = count[1] ^ count[0];
51     out = {count[3], q2, q1, q0};
52   end
53 end
54 endmodule
55
```

Fig. 1 – Gray Code Counter unformatted Code

```
8 module tt_um_GrayCounter_ariz207 (
9   input wire [7:0] ui_in, // Dedicated inputs
10  output wire [7:0] uo_out, // Dedicated outputs
11  input wire [7:0] ui_in, // IOs: Input path
12  output wire [7:0] uio_out, // IOs: Output path
13  output wire [7:0] uio_oe, // IOs: Enable path (active high: 0=input, 1=output)
14  input wire ena, // will go high when the design is enabled
15  input wire clk, // clock
16  input wire rst_n, // reset_n - low to reset
17 );
18 // use bidirectionals as outputs
19 assign uio_oe = 8'h11111111;
20 assign uio_out = 8'b0;
21
22 wire reset = !rst_n;
23 wire [3:0] out;
24
25 gray_counter g1(out,clk,reset);
26
27 assign uo_out = {4'b0,out};
28 endmodule
29
30
31
```

Fig. 2 – Gray Code Counter Formatted Code

```
1 timescale 1ns/1ps
2 module gray_tb();
3   wire [3:0] Out;
4
5   reg [7:0] ui_in; // Dedicated inputs - connected to the input switches
6   wire [7:0] uo_out; // Dedicated outputs - connected to the LEDs to show binary number only 4 needed
7   reg [7:0] uio_in; // IOs: Bidirectional Input path
8   wire [7:0] uio_out; // IOs: Bidirectional Output path
9   wire [7:0] uio_oe; // IOs: Bidirectional Enable path (active high: 0=input, 1=output)
10  reg ena; // will go high when the design is enabled
11  reg clk; // clock
12  reg rst_n; // reset_n - low to reset
13  tt_um_GrayCounter_ariz207 g1(ui_in, uo_out, uio_in, uio_out, uio_oe, ena, clk, rst_n);
14
15
16 initial begin
17   rst_n = 0; clk = 0; ui_in = 0; uio_in = 0; #5;
18   clk = 1; #5;
19   rst_n = 1; clk = 0; #5;
20   repeat(35) begin
21     clk = 0; #5;
22     clk = 1; #5;
23   end
24 end
25 endmodule
26
27
```

Fig. 3 – Testbench Code with Clock Signal

Shown in Fig.2 is the formatted code to include the right ports. In this is the parent module, which instantiates the previous gray counter in Fig. 1 but is now correctly adjusted for the submission.

## Testing and Validation

A testbench is created to validate the code and ensure proper behavior of the module. The waveforms in Fig. 4 are the results from ModelSim as well as additional verification from another open-source software, Qspice. Both demonstrate that the counter is functional using the required formatting for submission and can now be brought to GitHub for the next steps.




Fig. 4 – Testbench Waveforms




Fig. 5 – Outside Verification Using Qspice



# Creating and Submitting a Tiny Tapeout Design with HDL

### Bringing the Code to GitHub

Find the GitHub repository for the submission template on Tiny Tapeout’s website. Find the “Use this template” button to create a new repository and name it relevant to the project. Tiny Tapeout requires you to use this submission template, as it contains certain code to adapt the template to your project. You begin by enabling GitHub Actions. To enable GitHub Actions, navigate to the repository's settings and locate the "Pages" tab. Underneath the "Source" section within the "Pages" tab, activate GitHub Actions

### Uploading the Source Files

In the "src" directory located on the main page of the repository, proceed with the upload of Verilog files, including associated testbenches. This action facilitates the organization and accessibility of essential design and verification components within the designated project structure.

Name	Last commit message
..	
Gray Code Counter QSpice.pptx	Add files via upload
Gray_Counter.v	Add files via upload
Submitting a Tiny Tapeout Design with HDL (1).pptx	Add files via upload
config.tcl	Initial commit

Fig. 7 – Source Directory Updated

Fig.7 Shows what the updated source directory should look like after uploading all the relevant files to the project.

### Updating info.yaml

Access the "info.yaml" file and proceed with updating it accordingly. Enumerate the source files stored in the "src" directory, including the identification of the top module used in the Verilog file. Additionally, revise the documentation segments to incorporate pertinent information such as authorship, project title, programming language utilized, design description, testing methodologies employed, and specification of input and output interfaces. Commit the changes as seen in Fig. 8 below.

```
6 # If using an HDL, set wokwi_id as 0 and uncomment and list your source files here.
7 # Source files must be in ./src and you must list each source file separately
8 source_files:
9   - Gray_Counter.v
10 top_module: "tt_um_GrayCounter_ariz207" # Put the name of your top module here, must start with "tt_um_". Make it unique by including your github username
11
```

Fig. 8 Updated info.yaml




Fig. 6 – GitHub Repository  
Source: <https://github.com/TinyTapeout/tt05-submission-template>

### Actions Results and Passes

Ensure that the "src" directory's "info.yaml" files have been correctly integrated into the GitHub repository, verifying this under the "Actions" tab. The status indicators for the "gds," "docs," and "test" categories will provide confirmation of successful compilation and passage of all actions. Any encountered errors will manifest as a red "failing" box corresponding to the affected category.




Fig. 9 Passing indicators on GitHub mainpage




Fig. 10 Submission link Under Tapeout Website

### Submitting GitHub Repository to Tapeout

After confirming the proper functioning of the GitHub repository actions, the subsequent step accesses the Tiny Tapeout website at the following URL: <https://tinytapeout.com/>. Navigate to the submission section by selecting the submission button located at the bottom of the initial page. Proceed to link your GitHub account and submit the URL of the repository as instructed.

### Physical Demo and Testing

We expect to get our first submission of the Tiny Tapeout chip mid April. When this arrives, we will test and validate it at ASU Campus using a using a voltage-controlled oscillator built with open-source PCB design software



Fig. 11 Testing area at ASU Campus

### References and Important links

- Tiny Tapeout Working with HDL
- <https://tinytapeout.com/hdl/>
- Matt Venn Tapeout submission video
- <https://www.youtube.com/watch?v=m62HLt4BjeA>
- Tapeout 5 Github Submission Template
- [https://github.com/ariz207/tt05\\_GrayCounter](https://github.com/ariz207/tt05_GrayCounter)
- Tapeout 5 submission example
- <https://github.com/TinyTapeout/tt05-verilog-demo>
- Icarus Verilog Download Tutorial
- <https://www.youtube.com/watch?v=3Xm6fgKAQ94>
- Actions Failing Submission Help
- <https://www.youtube.com/watch?v=m62HLt4BjeA>
- Timestamp for help 04:07