

Baseboard Design Report

Alessandro Rizzoni

February 27, 2024

Contents

Revision History	3
1 Introduction	5
2 Specifications	5
3 System Architecture	6
3.1 Power Supply Design	6
3.1.1 Overview	6
3.1.2 Feedback Resistors	7
3.1.3 Output Capacitors	7
3.1.4 Input Capacitors	8
3.1.5 V_{REG} Capacitor	8
3.1.6 V_{REF} Capacitor	8
3.1.7 Soft Start Resistor	9
3.1.8 Diodes	10
3.1.9 Boost Regulator Inductor	10
3.1.10 Inverting Regulator Inductor	11
3.1.11 Boost Regulator Compensation	12
3.1.12 Inverting Regulator Compensation	14

This page intentionally left blank.

Revision History

This page intentionally left blank.

1 Introduction

The baseboard module contains all the signal and power IO for the effects module. Input voltage of 9 V DC is regulated to $\pm 9\text{V}$ to drive an analog switch and the effects board and to 3.3 V to drive the LED indicators and footswitches. A 16 bit microcontroller manages the switching logic, interfaces with peripherals, and supervises the power supply circuit. The audio input and output are routed to the effects board via the switching circuitry through a flat flex cable.

2 Specifications

1. Power

- (a) The Baseboard shall provide a $\pm 9\text{V} \pm 1\%$ power supply capable of sourcing $\pm 200\text{ mA}$ peak to the audio effects board
- (b) The Baseboard shall provide low-voltage power circuitry capable of operation from $1.1\text{ V} \pm 1\%$ to $3.3\text{ V} \pm 1\%$
- (c) The Baseboard shall be capable of sourcing 150 mA peak to drive local peripherals
- (d) Noise from any power supply must be below -40 dB V at all frequencies and below -60 dB V above 100 Hz




Figure 1: Power Supply Output Noise Limit

2. Input/Output

- (a) The Baseboard shall route the audio signal to the baseboard while providing a true bypass path directly to the output

- (b) The Baseboard shall provide input impedance of $1\text{ M}\Omega \pm 1\%$ and output impedance of $50\text{ k}\Omega \pm 1\%$
- (c) Input Filter
- (d) Output Filter

3. Switching

- (a) The audio signal shall be switched using high quality analog switches to maximize durability and signal integrity
- (b) The switches shall have an input impedance of no greater than $500\text{ }\Omega$ to minimize impedance matching losses

3 System Architecture

3.1 Power Supply Design

3.1.1 Overview

```

1 V_POS = 12
2 V_NEG = -12
3 V_IN = 8.55
4 V_FB1 = 0.8
5 V_FB2 = 0.8
6 V_REF = 1.6
7 I_OUT1 = 200E-3
8 I_OUT2 = -200E-3
9 R_FT1 = 1E6
10 R_FT2 = 1E6
11 R_FB1 = R_FT1 / ( (V_POS / V_FB1) - 1 )
12 R_FB2 = R_FT2 * (V_REF - V_FB2) / (V_FB2 - V_NEG)
13 print(r"$$$R_{FT1} = %s\Omega$$$" %(R_FT1))
14 print(r"$$$R_{FB1} = %s\Omega$$$" %(R_FB1))
15 print(r"$$$R_{FT2} = %s\Omega$$$" %(R_FT2))
16 print(r"$$$R_{FB2} = %s\Omega$$$" %(R_FB2))

```

$$R_{FT1} = 1000000.0\Omega$$

$$R_{FB1} = 71428.57142857143\Omega$$

$$R_{FT2} = 1000000.0\Omega$$

$$R_{FB2} = 62500.0\Omega$$

3.1.2 Feedback Resistors

To select the appropriate feedback resistors, the following relationships were taken from the datasheet to compute the correct values. The positive output for the boost regulator can be set using the relationship

$$V_{POS} = V_{FB1} \left(1 + \frac{R_{FT1}}{R_{FB1}} \right)$$

where V_{POS} is the positive output voltage, V_{FB1} is the $FB1$ reference voltage, R_{FT1} is the feedback resistor from V_{POS} to $FB1$, and R_{FB1} is the feedback resistor from $FB1$ to $AGND$.

The negative output for the inverting regulator can be set using the relationship

$$V_{NEG} = V_{FB2} - \frac{R_{FT2}}{R_{FB2}} (V_{REF} - V_{FB2})$$

where V_{NEG} is the negative output voltage, V_{FB2} is the $FB2$ reference voltage, R_{FT2} is the feedback resistor from V_{NEG} to $FB2$, R_{FB2} is the feedback resistor from $FB2$ to V_{REF} , and V_{REF} is the V_{REF} pin reference voltage.

In order to have the correct margin to allow for the linear regulator drop-out voltage, output voltages of $\pm 12V$ were selected, yielding the following values for the feedback resistors as taken from the table in the datasheet.

$$R_{FT1} = 1.4M\Omega$$

$$R_{FB1} = 100k\Omega$$

$$R_{FT2} = 1.15M\Omega$$

$$R_{FB2} = 71.5k\Omega$$

The low-noise precision resistors chosen for the design do not support values above $1M\Omega$, so these ratios must be reconfigured to have the largest value resistor be $1M\Omega$. The relationships above can be rewritten to solve for the other resistor value.

$$R_{FB1} = \frac{R_{FT1}}{\frac{V_{POS}}{V_{FB1}} - 1}$$

$$R_{FB2} = R_{FT2} \frac{V_{REF} - V_{FB2}}{V_{FB2} - V_{NEG}}$$

3.1.3 Output Capacitors

The capacitor dielectric is chosen to be X5R or X7R to provide adequate temperature and DC bias characteristics. The worst-case capacitance considering temperature variation, tolerance, and voltage can be found using the following equation from the datasheet

$$C_{EFF} = C_{NOM} (1 - \delta_{TEMP}) (1 - \delta_{BIAS}) (1 - \delta_{TOL})$$

where C_{EFF} is the effective capacitance at the specified operating voltage, C_{NOM} is the nominal datasheet capacitance, δ_{TEMP} is the worst-case capacitor temperature derating coefficient, δ_{BIAS} is the DC bias derating at the specified output voltage, and δ_{TOL} is the worst-case component tolerance.

The datasheet suggests a value of $10\mu F$ as a compromise between performance and size - a value of $22\mu F$ was selected to provide additional filtering without compromising performance by a large amount. This value will provide extremely comfortable margins at the worst-case values determined above, and will provide better filtering than the recommended value with better response time. Thus,

$$C_{OUT+} = C_{OUT-} = 22\mu F$$

```

17 C_OUT = 20E-6
18 D_TEMP = 0.014
19 D_BIAS = 0.120
20 D_TOL = 0.200
21 C_OUT_ESR = 2.5E-3
22 C_OUT_EFF = C_OUT * ( 1 - D_TEMP ) * ( 1 - D_BIAS ) * ( 1 - D_TOL )
23 print(r'$C_{OUT_{EFF}} = %s$' %(C_OUT_EFF))

```

$$C_{OUT_{EFF}} = 1.388288e - 05$$

3.1.4 Input Capacitors

Larger value input capacitors reduce input voltage ripple and improve transient response of the system. Component placement should be optimized to minimize supply noise by placing the input capacitors as close as possible to the power input pins. For stability, and effective capacitance of at least $10\mu F$ is required, with a minimum of $5.6\mu F$ required for the PV_IN1 and PV_IN2 pins and $3.3\mu F$ required for the PV_INSYS pin. To minimize the number of components in the BOM, the same $22\mu F$ capacitor will be used to decouple the power input pins - one for PV_IN1 and PV_IN2 and another for PV_INSYS.

```

24 C_PV_IN = 22E-6
25 C_PV_INSYS = 22E-6

```

3.1.5 V_{REG} Capacitor

The datasheet requires a $1.0\mu F$ ceramic capacitor between the VREG pin and AGND.

```

26 C_VREG = 1E-6

```

3.1.6 V_{REF} Capacitor

The datasheet requires a $1.0\mu F$ ceramic capacitor between the VREF pin and AGND.

```

27 C_VREF = 1E-6

```

3.1.7 Soft Start Resistor

Soft start is not a required feature, but it can be implemented and the resistor DNP'ed to save on cost if desired. The plot below shows the relationship between the soft start time and the value of the timing resistor. A resistor value of $71.5k\Omega$ yields a soft start time of approximately $29ms$ and is already being used in the circuit as R_{FB2} .

```

28 fig, ax = plt.subplots(1, 1)
29 R_SOFT_START = np.linspace(50E3, 268E3, 800)
30 t_SOFT_START = 38.4E-3 - 1.28E-7 * R_SOFT_START
31
32 ax.plot(R_SOFT_START, t_SOFT_START, label='Soft Start Resistor Values')
33
34 R_SOFT_START = 71.5E3
35 t_SOFT_START = 38.4E-3 - 1.28E-7 * R_SOFT_START
36
37 ax.plot(R_SOFT_START, t_SOFT_START, '.', label='Selected Resistance')
38
39 ax.yaxis.set_major_formatter(eng_format(r'\unit{\second}'))
40 ax.xaxis.set_major_formatter(eng_format(r'\unit{\ohm}'))
41
42 ax.legend()
43 save_pythontex_figure(fig, 'psu_softstart')

```




Figure 2: Soft-Start Resistor Chart

3.1.8 Diodes

A low forward voltage Schottky diode with less than $40pF$ junction capacitance is recommended for D1 and D2. The selected diode, the Diodes Incorporated DFSL240L-7, has a typical forward voltage $V_{DF} = 450mV$ and a typical junction capacitance of $90pF$. This capacitance is higher than recommended, but the efficiency losses will be minimal.

$$\begin{array}{l|l} 44 & V_{DF} = 450E-3 \\ 45 & C_D = 90E-12 \end{array}$$

3.1.9 Boost Regulator Inductor

The datasheet recommends an inductor value between $1\mu H$ and $22\mu H$ as a good compromise between inductor current ripple and efficiency. The inductor ripple current in the worst-case, the continuous conduction mode, can be calculated. The switch duty cycle, $DUTY_1$, can be found from the relationship below.

$$DUTY_1 = \left(\frac{V_{POS} - V_{IN} + V_{DF}}{V_{POS} + V_{DF}} \right)$$

The DC input current during the constant current mode can be found from the equation below.

$$I_{IN} = \frac{I_{OUT1}}{1 - DUTY_1}$$

Using the duty cycle and switching frequency, the switch on-time can be obtained as follows. The switching frequency is chosen here to be either $1.2MHz$ or $2.4MHz$.

$$t_{ON1} = \frac{DUTY_1}{f_{SW}}$$

Finally, the on time is then used to find the inductor size as a function of inductor ripple current at steady-state.

$$L1 = \frac{V_{IN} t_{ON1}}{\Delta I_{L1}}$$

Assuming inductor ripple current of 30% the maximum DC input current yields the following expression.

$$L1 = \frac{V_{IN} t_{ON1} (1 - DUTY_1)}{0.3 I_{OUT1}}$$

To ensure stability, the minimum inductance is given by the below equation from the datasheet.

$$L1_{MIN} = V_{IN} \left(\frac{0.27}{1 - DUTY_1} - 0.33 \right) [\mu H]$$

```

46 f_SW = 2.4E6
47 DUTY_1 = ( V_POS - V_IN + V_DF ) / (V_POS + V_DF)
48 I_IN = I_OUT1 / ( 1 - DUTY_1 )
49 T_ON1 = DUTY_1 / f_SW
50 L1 = V_IN * T_ON1 * ( 1 - DUTY_1) / ( 0.3 * I_OUT1)
51 L1_MIN = 1E-6 * V_IN * ( ( 0.27 / (1 - DUTY_1)) - 0.33)
52 print(r"$L1 = %s$" % (L1))
53 print(r"$L_{1\_MIN} = %s$" % (L1_MIN))

```

$$L1 = 1.2773080272898825e - 05$$

$$L_{1_MIN} = 5.399999999999998e - 07$$

3.1.10 Inverting Regulator Inductor

Similarly, the inductor value for the inverting regulator's inductor can be derived. Again starting with the duty cycle, $DUTY_2$ we obtain the following expression.

$$DUTY_2 = \left(\frac{|V_{NEG}| + V_{DF}}{V_{IN} + |V_{NEG}| + V_{DF}} \right)$$

The DC current in the constant current mode can then be found as a function of the duty cycle.

$$I_{L2} = \frac{I_{OUT2}}{1 - DUTY_2}$$

The switch on time is also expressed as a function of the duty cycle.

$$t_{ON2} = \frac{DUTY_2}{f_{SW}}$$

And again, the inductance value can be obtained from the on time and the inductor ripple current.

$$L2 = \frac{V_{IN} t_{ON2}}{\Delta I_{L2}}$$

Again assuming a ripple current of 30% the maximum DC current will allow the expression to be solved as follows.

$$L2 = \frac{V_{IN} t_{ON2} (1 - DUTY_2)}{0.3 I_{OUT2}}$$

To ensure stability, the $L2$ inductor value must be greater than the minimum inductance obtained below.

$$L2_{MIN} = V_{IN} \left(\frac{0.27}{1 - DUTY_2} - 0.33 \right) [\mu H]$$

```

54 DUTY_2 = ( np.abs(V_NEG) + V_DF ) / ( V_IN + np.abs(V_NEG) + V_DF )
55 I_L2 = I_OUT2 / ( 1 - DUTY_2 )
56 t_ON2 = DUTY_2 / f_SW
57 L2 = V_IN * t_ON2 * ( 1 - DUTY_2 ) / ( 0.3 * np.abs(I_OUT2) )
58 L2_MIN = 1E-6 * V_IN * ( ( 0.27 / ( 1 - DUTY_2 ) ) - 0.33 )
59 print(r"$L2 = %s$" % (L2))
60 print(r"$L2\_MIN = %s$" % (L2_MIN))

```

$$L2 = 1.4331792091836734e - 05$$

$$L2_{MIN} = 2.8485000000000008e - 06$$

3.1.11 Boost Regulator Compensation

The ADP5070 allows for external loop compensation to optimize the dynamics for a given application. The design of the compensation network for the boost regulator is performed following the datasheet recommendations as follows.




Figure 3: Boost Regulator Compensation Topology

The boost regulator requires compensation such that the crossover frequency occurs below the frequency of the right-half plane zero introduced by the topology of the converter. The zero is can be determined as shown below, where $f_{Z1}(RHP)$ is the right half plane zero frequency and R_{LOAD1} is the equivalent load resistance.

$$f_{Z1}(RHP) = \frac{R_{LOAD1}(1 - DUTY_1)^2}{2\pi L1}$$

The datasheet recommends that the regulator crossover frequency be less than or equal to one-tenth the right half plane zero frequency. The boost regulator loop gain is

$$A_{VL1} = \frac{V_{FB1} V_{IN}}{V_{POS}} G_{M1} |R_{OUT1}| |Z_{COMP1}| |G_{CS1}| |Z_{OUT1}|$$

where A_{VL1} is the loop gain, V_{FB1} is the feedback regulation voltage, V_{POS} is the regulated positive output voltage, V_{IN} is the input voltage, G_{M1} is the error amplifier transconductance gain, R_{OUT1} is the output impedance of the error amplifier and is $33M\Omega$, Z_{COMP1}

is the impedance of the series RC network from $COMP_1$ to $AGND$, G_{CS1} is the current sense transconductance gain (the inductor current divided by the voltage at $COMP_1$), which is internally set by the ADP5070 to 6.25 A/V, and finally Z_{OUT1} is the impedance of the load in parallel with the output capacitor.

To solve for the crossover frequency, the equation may be simplified to

$$A_{VL1} = \frac{V_{FB1} V_{IN}}{V_{POS}} \frac{G_{M1} R_{C1} G_{CS1}}{2\pi f_{C1} C_{OUT1}} = 1$$

where f_{C1} is the crossover frequency.

To solve for R_{C1} , the datasheet provides the following equation, where $G_{M1} = 6.25A/V$.

$$R_{C1} = \frac{2\pi f_{C1} C_{OUT1} V_{POS}^2}{V_{FB1} V_{IN} G_{M1} G_{CS1}}$$

From the datasheet, this equation can be simplified.

$$R_{C1} = \frac{4188 f_{C1} C_{OUT1} V_{POS}^2}{V_{IN}}$$

For best accuracy, the datasheet recommends using the effective capacitance of the output capacitor under DC bias conditions that will be seen in operation.

Once the compensation resistor has been found, the zero can be set to one-fourth the crossover frequency, per the datasheet's recommendation.

$$C_{C1} = \frac{2}{\pi f_{C1} R_{C1}}$$

The parallel capacitor is then chosen to cancel the zero introduced by the output capacitor ESR.

$$C_{B1} = \frac{R_{ESR} C_{OUT1}}{R_{C1}}$$

From the datasheet, for most applications, R_{C1} must be within the range of $1k\Omega$ to $200k\Omega$, and C_{C1} must be within the range of $1nF$ to $68nF$.

```

61 R_LOAD1 = V_POS / I_OUT1
62 f_Z1_RHP = ( R_LOAD1 * ( 1 - DUTY_1 )**2 ) / ( 2*np.pi * L1 )
63 f_C1 = f_Z1_RHP * 95E-3
64 V_FB1 = V_POS * R_FB1 / ( R_FB1 + R_FT1 )
65 G_M1 = 300E-6 # from datasheet
66 G_CS1 = 6.25 # from datasheet
67 R_C1 = ( 2*np.pi * f_C1 * C_OUT_EFF * V_POS**2 ) / ( V_FB1 * V_IN * G_M1 * G_CS1 )
68 C_C1 = 2 / ( np.pi * f_C1 * R_C1 )
69 C_B1 = C_OUT_ESR * C_OUT / R_C1
70 print("R_{C1} = %s" % (R_C1))
71 print("C_{C1} = %s" % (C_C1))
72 print("C_{B1} = %s" % (C_B1))

```

$$R_{C1} = 32806.31335384616$$

$$C_{C1} = 5.793350733506955e - 10$$

$$C_{B1} = 1.5240968852764458e - 12$$

3.1.12 Inverting Regulator Compensation

The design of the inverting regulator compensation network is similar to that of the boost regulator compensation network. For the sake of brevity, the detailed explanation has been omitted, but the process is the same as above.

```

73 R_LOAD2 = V_NEG / I_OUT2
74 f_Z2_RHP = ( R_LOAD2 * ( 1 - DUTY_2 )**2 ) / ( 2*np.pi * L2 * DUTY_2 )
75 f_C2 = f_Z2_RHP * 95E-3
76 V_FB2 = V_NEG * R_FT2 / ( R_FB2 + R_FT2 )
77 G_M2 = 300E-6 # from datasheet
78 G_CS2 = 6.25 # from datasheet
79 R_C2 = ( 2*np.pi * f_C2 * C_OUT_EFF * np.abs(V_NEG) * ( V_IN + ( 2 * np.abs(V_NEG) ) ) )
80 R_C2 = R_C2 / ( np.abs(V_FB2) * V_IN * G_M2 * G_CS2 )
81 C_C2 = 2 / ( np.pi * f_C2 * R_C2 )
82 C_B2 = C_OUT_ESR * C_OUT / R_C2
83 print("$$R_{C2} = %s$$" %(R_C2))
84 print("$$C_{C2} = %s$$" %(C_C2))
85 print("$$C_{B2} = %s$$" %(C_B2))

```

$$R_{C2} = 3330.504725701844$$

$$C_{C2} = 1.0800204962904543e - 08$$

$$C_{B2} = 1.5012739544893877e - 11$$