

Busis Address Bus > Used to identify consider I/O devices

so CPU put an address of specific I/O device

L the devices will decode & match. Contorol Bus > After selecting I/O, CPU sonds functional code on control line Data Bus > In final step, data will go to on Interface Interface Magnetic Disk Perocessor Organization LD THE CLE -INPR Clock

Momory Unit -> Data & instructions are story
Registers -> Small, nigh-speed storage location;
PC (Program (ounter): Holds address of rest
Estruction AR (Address Register): Temporaraly stores address of memory location. DR (Data Register): Holds data that is being transferreded the CPV & memory IR (Instruction Register): Holds awwent instruction being executed. ACCAccumulator): Used for Arithmetic operation TR (Temp. Register): Temporary storagage ALU -> Penjorms anithmetic & logical apools Control Unit > Conterols overall operations Clock > Generates a sequence of pulses to synchronize operation of processor Bus > Common path for data to be toursperved between components. Example > LOAD A PC points to "LOAD A" instruction ADD B - Instruction is fetched to IR STORE C PC is incremented AR stores address of A Value of A is loaded to AC - Same thing with B & added to existing value of AC - Result of AC is stored at address of C

Date / / Addressing Modes Define how operands (data) are located in memory. Direct Addressing: Operand address is specified in install Ex: LOAD 100 (load value at memory location

Tradiencet Arddowning: Address of opposition in english

Ex: LOAD (R1) (load value at memory low, specified

In R1) 7 Indexed Addressing: Address calculated by adding base address to index value. Ex: LOAD 100(R2) Chood value at memory location 100+R2) - Registeer Addressing: Openand is in Register Ex: ADD R1, R2 (Add values in R1 4 R2) - Immediate Addressing: Operand is in instruction ex: ADD #10 (Add value 10) Ex > Array access might use indexed addressing , pointer arithmetic can use indirect addressing Instruction Set Auchitecture It defines set of instructions the processor can execute. It acts as interface blu Hlw L SIW, specifying operational capability, instruction format, registers & data types.

Ex - x86 anchitecture

Features > Data types: Supports bytes, word (166it), 32864 Registers: Includes general puripose (EAX, EBX).
segment & special-purpose register Addressing Modes: Supports immediate, direct, indirect, register & indexed adding € Example instruction > MOV EAX, 1; JMP 0x00400000; Conterd Unit Fundamental component of a CPU whose primary role is to manage & coordinate operations of the CPU, directing flow of data & instructions 6/w CPUL other parts of computer system. Hourdwined (fixed logic gates for implementation, very fast) Types > Micropologrammed ( used instruction)
memory RISC & CISC (ISA Encodings) RISC > Focuses on simplifying instauctions executed by CPU

Simple Instructions

ten Addressing Modes

Uniform Instruction Length

1 state ( arstrag Contoreag D) Pate / / - Load/Stoere Arch. - Only Load & Store can
- High Peryormance access memory. EX > DOO LOAD RI, A; LOAD R29B; ADD R3, R1, R25 STORE R3, C; CISC > Aims to oceduce no of instauctions por program. - Complex Instructions - Variable Longth Instructions - Many Addressing Modes ADD A, B, C;