


# Digital Electronics

Date / /

Electronics - Electrical Engineering discipline where we work on low voltages to design electronic circuits.

Analog - Denote info in continuous value.

Digital - Info denoted by discrete value.



Advantage of Digital System:

- Easy to design
- High accuracy & precision
- Cost Effective

## Boolean Algebra

Present day electronic (digital) system use just 2 discrete values & are therefore said to be binary.

Boolean Algebra was introduced by George Boole in 1847. His work laid foundation for algebra of logic which is fundamental to design of digital circuits.

### Boolean Algebra Laws

Idempotent Law -  $a \cdot a = a$

$a + a = a$

Associative Law -  $a \cdot (b \cdot c) = (a \cdot b) \cdot c$ ,  $a + (b + c) = (a + b) + c$

Commutative Law -  $a \cdot b = b \cdot a$ ,  $a + b = b + a$

Distributive Law -  $a \cdot (b + c) = a \cdot b + a \cdot c$

$a + (b \cdot c) = (a + b) \cdot (a + c)$

De-Morgan's Law -  $(\bar{a}+b) = \bar{a} \cdot \bar{b}$ ,  $(a \cdot b) = \bar{a} + \bar{b}$

Identity Law -  $a+0=a$ ,  $a \cdot 0=0$   
 $a+1=1$ ,  $a \cdot 1=a$

Complementation Law -  $0'=1$ ,  $1'=0$

Involution Law -  $(a')'=a$        $a \cdot a'=0$ ,  $a+a'=1$

Absorption Law -  $a+ab=a$   
 $a(a+b)=a$


### Logic Gates

→ NOT Gate




X	X'
0	1
1	0

→ OR Gate




A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	1

→ AND Gate



A	B	$A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


→ NOR Gate



A	B	$\bar{A} + \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0

Date / /


→ NAND Gate



A B A-B

0	0	1
0	1	1
1	0	1
1	1	0


→ XOR Gate



A B A-BB-bar

0	0	0
0	1	1
1	0	1
1	1	0

Odd 1's there  
→ XNOR Gate





A B A-BB-bar

0	0	1
0	1	0
1	0	0
1	1	1

Note - NAND & NOR are universal gates (can get any gate from them)

• Complement using Nand • AND



### Boolean Expressions

Mathematical expression that represent logical relationships using binary variables (0, 1) and logical operators (AND, OR, NOT)

Approaches of writing these expressions -

i) SOP - Sum of Product ex - a.b + c.d

ii) POS - Product of Sum ex - (a+b). (c+d)

Canonical Forms → Standard way of writing Boolean expressions.

→ Canonical SOP : Sum of minterms

Ex →

$$F(a, b) = a + ab -$$

$$= a \cdot 1 + ab$$

$$= a \cdot (b + \bar{b}) + ab$$

$$= ab + a\bar{b} + ab$$

$$= ab + a\bar{b}$$

Product of variables where each variable occurs at most once in complemented or uncomplemented form.

Canonical SOP

→ Canonical POS: Product of maxterms

Ex →

$$F(a, b) = (a + \bar{b}) \cdot (\bar{a} + b)$$

### Simplification of Boolean Expressions

Reducing complexity of boolean expression while maintaining their functionality.

Why ?

Reduced Complexity, Cost Efficient, Improved performance

How ?

→ Using Boolean Laws

$$\text{Ex: } F(a, b) = a \cdot b + a \cdot \bar{b}$$

$$= a(b + \bar{b})$$

$$= a \cdot 1$$

$$= a$$

→ Using Karnaugh-Maps (K-maps)

Visual method of simplifying boolean expression.

$\bar{a} \bar{b}$	$\bar{c} \bar{d}$	$\bar{c} d$	$c \bar{d}$	$c d$	$\bar{c} \bar{d}$
1	0	1	1	0	1
0	1	1	0	1	0
1	0	1	0	0	1
0	1	0	1	1	0

Date / /

Rules of grouping  $\rightarrow$

- Group 1's (SOP)
- Can overlap
- Can only be horizontal or vertical
- Should be as large as possible
- Corner grouping allows diagonal groups
- Should have as few groups as possible
- Element that changes in group should be removed.

$$F = \sum m(0, 1, 2, 5, 7, 8, 9, 10, 13, 15)$$

$$3 \text{ groups} \rightarrow \text{Group 1 } (0, 2, 8, 10) \\ = \bar{b} \bar{d}$$

$$\rightarrow \text{Group 2 } (5, 7, 13, 15) \\ = b \bar{d}$$

$$\rightarrow \text{Group 3 } (1, 9, 13, 15) \\ = \bar{c} \bar{d}$$

$$\text{Hence minimized } \Rightarrow \bar{b} \bar{d} + b \bar{d} + \bar{c} \bar{d}$$


### Combinational Circuits

Type of digital logic circuits whose output is determined solely on inputs & have no memory element.

### Common Combinational Circuits:


Adder  $\rightarrow$  Performs addition of numbers. Used in ALUs & lots of other places.

Half Adder  $\rightarrow$  Adds 2 single bit binary numbers




A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Date: 1/1/2011




**Full Adder**  $\rightarrow$  Includes additional Input to handle carry from previous stage. Hence works on 3 bits.



A	B	C	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Ripple Adder / Four-bit parallel adder



Can add  $\neq 2$  no.s (4 bit each)

Subtractor - Used ~~to add~~ to subtract 2 numbers

Half Subtractor  $\Rightarrow$



A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

2's complement  $\rightarrow$  Method for representing signed integers in binary form. It is used because it simplifies design of circuits.

How?

Step 1  $\rightarrow$  1's complement  
(Invert all bits)

Step 2  $\rightarrow$  Add 1

$$5 \rightarrow 0101$$

$$\overline{0101} \rightarrow 1010$$

$$\begin{array}{r} +1 \\ \hline 1011 \end{array}$$

This way we can use adders to do subtraction too.

$$3 - 1 \Rightarrow 3 + (-1)$$


$$\begin{aligned} & \text{To verify} \rightarrow \\ & \text{MSB indicates sign} \\ & (1 = \text{negative}, 0 = \text{positive}) \\ & -(1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) \\ & -8 + 0 + 2 + 1 \\ & = -5 \end{aligned}$$

Multiplexer (MUX)

Device that combines multiple input signals, selects info from one of them & directs to single output line.

Selection of particular input line is controlled by set of selection lines.


Date / /



Application →


- Parallel data to serial data conversion
- Communication system
- Data Routing
- Computer memory

2 to 1 MUX



Demultiplexer (DeMUX)

Device that takes single input line & route to one of several digital output lines.  
It is also called data distributor





Decoder


Decodes binary info from  $n$  input lines to  $2^n$  O/P

Applications :-


- Memory Address Decoding : Select specific memory location based on address provided.
- Seven-Segment displays
- Instruction decoding

1 to 2 Decoder

I	O
0	0 <sub>0</sub>
1	0 <sub>1</sub>


Encoder

Encodes binary info from one of  $2^n$  input lines & encode it to  $n$  output lines.



## Sequential Circuits

Combinational circuit to which memory elements are connected to form feedback path.



## Latches


level triggered

Basic building blocks that are capable of holding 1 bit until necessary.

NOR latch →

S and R  
are control  
switches,  
while Q  
is I/P &  
O/P.

Q exists to  
check race  
condition




S	R	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

when S &  
R are 0, it  
is working purely  
as memory element  
On per this vhi Q<sub>n+1</sub>

## Flip Flops

More refined version of latch, it has additional input signal that determines and only change state at moment of clock transition

SR Flip Flop →





when E=0  
then will  
behave as  
storage unit

## Other types of Flip Flops - D, JK, T, etc

### CLOCKS

Signal used to synchronize various operations components within a system.



Counters → Sequential circuits that

can count in a specific sequence.

Async counter: Triggered by o/p of previous stage

Sync. counter: Triggered by common clock

Registers → Sequential circuits that can store a fixed no. of bits of data. They are built using flip-flops

Types:

- PIPO (Parallel-in, Parallel-out)
- SIPO
- SISO
- PISO

### Applications

- Data Storage
- Data Transfer
- Control logic.